D0507 TI IM 20071022-S00006 No.A0989-1/12
LV4920H
Overview
The LV4920H is a 2-channel BTL full-bridge driver for digital power amplifiers. It requires a PWM modulator IC in the
previous stage. This IC is a power cell that tak e s in PWM signals as an input and is used to form a digital amplifier
system for TVs, amusement equipment, and other such systems.
Application
TV sets (PDP/LCD)
Amusement equipment (pinball or pinball-slot-machines)
Home audio equipment (mini-/micro-audio systems)
Home theater equipment
Features
BTL output, class D amplifier system
High-efficiency class D amplifier
Muting function reduces impulse noise at power on/off
Full complement of built-in protection circuits: overcurren t protection, thermal protection, and low power supply
voltage protection circuits
Built-in bootstrap diodes
Specification
Output 1=10W/ch, THD+N=10%, 8 Load, 1kHz, AES17, VD=13V
Output 2=15W/ch, THD+N=10%, 8 Load, 1kHz, AES17, VD=16V
High efficiency 85% or larger (Condition: 8 Load)
THD+N<0.1% 1W/1kHz/8 Load (Filter: AES17)
Package: HSOP36
Ordering number : ENA0989
Bi-CMOS IC
Class-D Audio Power Amplifier
Power Cell BTL 15W×2CH, 10W×2CH
Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate
the performance, characteristics, and functions of the described products in the independent state, and are not
guarantees of the performance, characteristics, and functions of the described products as mounted in the
customer
'
s products or equipment. To verify symptoms and states that cannot be evaluated in an independent
device, the customer should always evaluate and test devices mounted in the customer
'
sproductsor
equipment.
Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to
"standard application", intended for the use as general electronics equipment (home appliances, AV equipment,
communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be
intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace
instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety
equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case
of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee
thereof. If you should intend to use our products for applications outside the standard applications of our
customer who is considering such use and/or outside the scope of our intended standard applications, please
consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our
customer shall be solely responsible for the use.
LV4920H
No.A0989-2/12
Specifications
Maximum Ratings at Ta = 25°C
Ratings
Parameter Symbol Conditions
min typ max
Unit
Maximum supply voltage VD max Externally applied voltage 24 V
Maximum output current IO peak Per channel 6A/ch
Maximum pull-up pin voltage Vpup max Nch open drain terminal
16 pin, 17 pin applied voltage 20 V
Allowable power dissipation Pd max Mounted on a specified board* 3.95 W
Maximum junction temperature Tj max +150 °C
Operating temperature Topr -25 +75 °C
Storage temperature Tstg -50 +150 °C
Package thermal resistance θjc 2.5 °C/W
* Mounted on a specifi ed board: 80.0mm×63.0mm×1.5mm, glass epoxy (two-layer).
Recommended Operating Condtions at Ta = 25°C
Ratings
Parameter Symbol Conditions
min typ max
Unit
Recommended supply voltage VD Externally applied voltage 8 13 20 V
Recommended pull-up supply voltage Vpup Nch open drain supply voltage 16 18 V
Recommended load resistance RL Speaker load 4 8
Electrical Characteristics at Ta = 25°C, VD = 13V, LC less filter and no load
Ratings
Parameter Symbol Conditions
min typ max
Unit
Quiescent current ICCO MUTEB=L 1.0 3.0 mA
Standby current Ist STBYB=L 1 µA
H input voltage VIH PWM_A, PWM_B
MUTEB, STBYB 2.5 5.5 V
L input voltage VIL PWM_A, PWM_B
STBYB, MUTEB 0 1.0 V
H input current IIH V
IN=5.0V 20 µA
L input current IIL V
IN=0V -10 µA
Output pin leakage current IOFF Nch open drain output
OFF-stage 5.0V pull-up 1µA
Outp ut pin current IOL Nch open drain output
ON-stage, VOL=0.4V 0.15 mA
Power Tr ON resistance *2 RdsON ID=1A 300 m
Turn ON delay time td ON fin=384kHz 40 70 ns
Turn OFF delay time td OFF fin=384kHz 40 70 ns
Rise-up time tr fin=384kHz 20 40 ns
Fall time tf fin=384kHz 20 40 ns
Minimum output pulse range VOPW 100 ns
*2: Design guaranteed maximum ON resistance of power Tr (RdsON): 360m.
LV4920H
No.A0989-3/12
Electrical Characteristics / Operating Conditio ns (Reference values)
Ta = 25°C, VD = 13V, RL = 8, filter: 20kHz AES17
Given below are reference characteristic values of a digital amplifier system shown in the recommended application
circuit (on page 10) in which the SANYO reference model of PWM modulator (BD-mode) is used.
Ratings
Parameter Symbol Conditions
min typ max
Unit
Output 1 Po1 THD+N=10% 10 W
Output 2 Po2 VD=16V, THD+N=10% 15 W
Total harmonic distortion THD+N@1W Po=1W 0.1 %
Output Noise Vno 50 µVrms
SN-ration S/N 100 dB
Dynamic range DNR 100 dB
Note: The values of these characteristics were measured in SANYO test environment. The actual values in an end
system will vary depending on the printed circuit board pattern, the external components actually used, and other
factors.
Package Dimensions
unit : mm (typ)
3235A
Test Circuit and Block Diagram
SANYO : HSOP36(375mil)
(6.2)
36
1
0.8
17.8
2.7
0.3
(4.9)
10.5 0.65
0.25
(0.5)
7.9
(2.25)
2.45max
0.1
2.0
PWM_A1
PWM_B1
PWM_A2
PWM_B2 LV4920HPWM Modulator
PWM BD-mode
Audio data
I2S
MCLK
BCLK
SDATA
LRCLK
LV4920H
No.A0989-4/12
Block Diagram
PWM_B2
PWM_A2
PWM_A1
PWM_B1
PGND2
VDDA1
VDDA2
PVD1
VREG5
NC1
NC2
NC3
NC6
NC7
OVER
CURRENT
THERMAL
CONTROL
DELAY
CONTROL
DELAY
NC4
NC5
GND
NOD_THERM
NOD_OUTSHDN
OUTPUTSTAGE
CH1+
OUTPUTSTAGE
CH1-
OUTPUTSTAGE
CH2-
OUTPUTSTAGE
CH2+
NC8
PVD1
PVD2
PVD2
PGND2
PGND1
PGND1
POWER SUPPLY
PWM_RECEIVER
PWM_RECEIVER
PWM_RECEIVER
PWM_RECEIVER
SEQUENCE
BOOT_CH1_P
BOOT_CH1_N
BOOT_CH2_N
BOOT_CH2_P
OUT_CH2_P
OUT_CH2_N
OUT_CH1_N
OUT_CH1_P
STBY
MUTE
LV4920H
1
3
4
2
3
4
4
5
4
6
4
7
4
8
4
9
4
10
4
11
4
12
4
13
4
14
4
15
4
16
4
17
4
18 19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
LV4920H
No.A0989-5/12
Pin Functions
Pin No Pin name I/O Pin explanation Internal equivalent circuit
1 STBY
I Standby mode control
2 NC1 - Non connection
3 MUTE
I Muting control
4 NC2 - Non connection
5 PWM_A1
I PW M input (plus input) of OUT_CH1_P
6 NC3 - Non connection
7 PWM_B1
I PW M input (negative input) of
OUT_CH1_N
8 NC4 - Non connection
9 VREG5
O Smoothing capacitor connection pin for
internal 5V power supply.
Continued on next page.
VD
3
GND
10k
VDDA
500k
500k
LV4920H
No.A0989-6/12
Continued from preceding page.
Pin No Pin name I/O Pin explanation Internal equivalent circuit
10 GND - Analog ground
11 NC5 - Non connection
12 PWM_B2
I PW M input (negative input) of
OUT_CH2_N
13 NC6 - Non connection
14 PWM_A2
I PW M input (plus input) of OUT_CH2_P
15 NC7 - Non connection
16 NOD_THERM
O Thermal detector circuit for output
(N-ch open drain)
17 NOD_OUTSHDN
O Output shutdown monitor output
(N-ch open drain)
(when thermal protection circuit is
activated, when low power supply
voltage protection circuit is activated,
or when in mute mode)
18 NC8 - Non connection
19 PVD2 - Channel 2 power system power supply
20 PVD2 - Channel 2 power system power supply
21 OUT_CH2_P
O Channel 2 high side output
Continued on next page.
500k
LV4920H
No.A0989-7/12
Continued from preceding page.
Pin No Pin name I/O Pin explanation Internal equivalent circuit
22 BOOT_CH2_P I/O Bootstrap I/O pin, channel 2 power
supply high side
23 VDDA2 O Internal power supply decoupling
capacitor connectio n
24 BOOT_CH2_N I/O Bootstrap I/O pin, channel 2 power
supply low side
25 OUT_CH2_N
O Channel 2 low side output
26 PGND2 - Channel 2 power system ground
27 PGND2 - Channel 2 power system ground
28 PGND1 - Channel 1 power system ground
29 PGND1 - Channel 1 power system ground
30 OUT_CH1_N
O Channel 1 low side output
31 BOOT_CH1_N I/O Bootstrap I/O pin, channel 1 power
supply low side
32 VDDA1 O Internal power supply decoupling
capacitor connectio n
33 BOOT_CH1_P I/O Bootstrap I/O pin, channel 1 power
supply high side
34 OUT_CH1_P
O Channel 1 low side output
35 PVD1 - Channel 1 power system power supply
36 PVD1 - Channel 1 power system power supply
LV4920H
No.A0989-8/12
Functional Descriptions
1. System Standby
The built-in 5V regulator is turned on and off under control of the high/low state of the STBYB pin. When the
STBYB pin is low, the regulator will be turned off, and when that pin is high, the regulator will be turned on.
Also, the signal initializes the internal logic of the IC. When the STBYB pin is low, the internal logic is initialized,
and when the STBYB pin is high, th e IC is put into normal operation.
2. Mute Functi on
The mute function is provided mainly to mute th e output so that impulse noise will not appear in the output when the
power supply is being tu rned on.
2.1 Output muting
The PWM output signal can be turned on or off by setting the MUTEB pin high or low. When the MUTEB pin is
low, the PWM output is stopped (all PWM output signals are set in the high-impedance state) and when the
MUTEB pin is high, the IC is placed in normal operation mode. Also the NOD_OUTSHDNB (Nc h open drain)
signal is output for an external monitor pin.
2.2 Power-on sequence
The power-on sequence must be controlled by timing as shown below (PWM=BD mode) to minimize impulse
noise.
Note that when MUTE is released, all PWM input signals must be held low.
The NOD_OUTSHDNB (Nch open drain) output signal is generated (Nch open drain output is turned on) when output
is shut down (except when the overcurrent protection circuit is activated). This operating condition is established when
either one of the following conditions occurs:
(1) Thermal shutdown circuit is activated.
(2) Low power voltage protection circuit is activated.
(3) MUTEB set low (all outputs muted)
LV4920H
No.A0989-9/12
2.3 Power Down Sequence
The power shut-down sequence must be controlled by timing as shown below (PWM=BD mode) to minimize
impulse noise.
3. Protection Circuits
The LV4920H has full complement of built-in protection circuits: overcurrent protection, thermal protection, and low
power supply voltage protection circuits.
3.1 Overcurrent protection circuit
The overcurrent protection circuit protects the output transistors by detecting current that exceeds a predetermined
value due to load shorting, shorting to power, shorting to ground, etc.
When the protection circuit is activated, both the high- and low-side outpu t transistors are turned off and the
output is placed in a high-impedance state.
The figure below shows the wavefo rm of current that flows when load shorting (1) occurs.
+3.8A
-3.8A
Overcurrent hold time (approx. 20
µ
s)
LV4920H
No.A0989-10/12
3.2 Thermal protection circuit
The thermal protection circuit detects the temperature (150°C or higher) inside the IC and protects the IC from
thermal damage. When the protection circuit is activated, both the high- and low-side output transistors are
turned off, placing the output into the high-impedance state. This protective operation is given a hysteresis.
Also, NOD_OUTSHDNB (Nch open drain) signal is output for an external monitor pin.
3.3 Low power supply voltage protection circuit
The low power supply voltage pro tection circuit turns off both of the high- and low-side output transistors to
place the output into the high-impedance state when the power supply voltage (PVD) falls below a predetermined
value (6.7V or lower). This operation (activating the protective circu it when VD rises beyond 7.5V) is give n a
hysteresis (0.8V or greater).
Also, NOD_OUTSHDNB (Nch open drain) signal is output for an external monitor pin.
Application Circuit Example
* NOD_THERM at pin 16 and NOD_OUTSHDN at pin 17 are outputs of N-ch open-drain type. When CPU or other
device monitors these outputs, it is necessary to connect pull-up resistor s to a power supply for the CPU and other
device. The pull-up resistors are not required if they are not to be used (not monitored).
VD
0-5V
PWM_B2
PWM_A2
PWM_A1
PWM_B1
RL
RL
PGND2
VDDA1
VDDA2
PVD1
VREG5
NC1
NC2
NC3
NC6
NC7
22 H
22 H
22 H
22 H
0.33 F
0.33 F
0.33 F
0.33 F
1 F
1 F
1000 F
1 F
1
30.1 F
0.1 F
0.1 F
0.1 F
OVER
CURRENT
THERMAL
CONTROL
DELAY
CONTROL
DELAY
NC4
NC5
0-5V
4
GND
NOD_THERM
NOD_OUTSHDN
OUTPUTSTAGE
CH1+
OUTPUTSTAGE
CH1-
OUTPUTSTAGE
CH2-
OUTPUTSTAGE
CH2+
NC8
PVD1
PVD2
PVD2
PGND2
PGND1
PGND1
POWER SUPPLY
PWM_RECEIVER
PWM_RECEIVER
PWM_RECEIVER
PWM_RECEIVER
SEQUENCE
BOOT_CH1_P
BOOT_CH1_N
BOOT_CH2_N
BOOT_CH2_P
OUT_CH2_P
OUT_CH2_N
OUT_CH1_N
OUT_CH1_P
STBY
MUTE
1 F
1 F
LV4920H(HSOP36)
2
3
4
4
5
4
6
4
7
4
8
4
9
4
10
4
11
4
12
4
13
4
14
4
15
4
16
4
17
4
18 19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
R1
R2
or
or
3-12V
R1,R2=Pull-Up Registo r
(BD-mode) (AD-mode)
(BD-mode) (AD-mode)
LV4920H
No.A0989-11/12
Characteristic Data
I mute - VD
0
0.5
1
1.5
0 2 4 6 8 101214161820
VD [V]
Imute [mA]
RL=8
STBY B=H , MUTEB=L
Icc - V D
0
10
20
30
40
50
02468101214161820
V D [V ]
I cc [mA]
RL=8
STBYB=H , MUTEB=H
VREG5 - VD
0
2
4
6
0 2 4 6 8 101214161820
VD [V]
VREG5 [V]
RL=8, STBYB=H, MUTEB=H
Power - VD
0
4
8
12
16
20
24
8 101214161820
VD [V]
Power [W]
fin=1kHz
THD+N=10%
RL=8
2CH-Drive
A
ES17
T HD+ N - Frequ enc y
0.01
0.1
1
10 100 1000 10000 100000
F r eque nc y [Hz]
THD+N [%]
VD=13V
RL=8
Po=1W/ch
2CH-Drive
A
ES17
THD+N - Fr equenc y
0.01
0.1
1
10 100 1000 10000 100000
F r equ enc y [Hz]
T HD+ N [%]
VD=16V
RL=8
Po=1W/ch
2CH-Drive
A
ES17
F requency - Response
-20
-10
0
10
10 100 1000 10000 100000
F r eq uenc y [Hz]
Res pons e [dB]
VD=13V
RL=8
Po=1W/ch
F r equenc y - Response
-20
-10
0
10
10 100 1000 10000 100000
F r eque nc y [Hz]
Res pons e [dB]
VD=16V
RL=8
Po=1W/ch
LV4920H
No.A0989-12/12
PS
This catalog provides information as of December, 2007. Specifications and information herein are subject
to change without notice.
SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using
products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition
ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd.
products described or contained herein.
SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all
semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or
malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise
to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt
safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not
limited to protective circuits and error prevention circuits for safe design, redundant design, and structural
design.
Upon using the technical information or products described herein, neither warranty nor license shall be granted
with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third
party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's
intellectual property rights which has resulted from the use of the technical information and products mentioned
above.
Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed
for volume production.
Any and all information described or contained herein are subject to change without notice due to
product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the
SANYO Semiconductor Co.,Ltd. product that you intend to use.
In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are
controlled under any of applicable local export control laws and regulations, such products may require the
export license from the authorities concerned in accordance with the above law.
No part of this publication may be reproduced or transmitted in any form or by any means, electronic or
mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise,
without the prior written consent of SANYO Semiconductor Co.,Ltd.
Eff icienc y - P ower
0
20
40
60
80
100
0246810
Power [ W]
Eff iciency [%]
VD=13V
fin=1kHz
2CH-Drive
A
ES17
RL=8
Eff iciency - Power
0
20
40
60
80
100
0 2 4 6 8 10 12 14
Power [W ]
Ef ficiency [%]
VD=16V
fin=1kHz
2CH-Drive
A
ES17
RL=8
Power - THD+N
0.01
0.1
1
10
100
0.001 0.01 0.1 1 10 100
Power [W ]
THD+N [%]
VD =16V, R L=8
2CH-Drive, AES17
100H z, 1kH z
6. 67k H z, 10k Hz
1kHz
6.67kH
10kHz
100Hz
Po wer - THD+N
0.01
0.1
1
10
100
0.001 0.01 0.1 1 10 100
Power [W ]
THD+N [%]
VD =13V, R L=8
2C H -D rive, AES17
100H z, 1kH z
6. 67k H z, 10k Hz
1kHz
10kHz
6.67kH 10kHz