16-Bit, 250 kSPS PulSARTM ADC in MSOP/QFN AD7685 APPLICATION DIAGRAM FEATURES APPLICATIONS 2.0 POSITIVE INL = +0.33LSB NEGATIVE INL = -0.50LSB IN+ IN- REF VDD VIO SDI AD7685 SCK SDO GND 1.8V TO VDD 3- OR 4-WIRE INTERFACE (SPI, DAISY CHAIN, CS) CNV Figure 2. Table 1. MSOP, QFN (LFCSP)/SOT-23 16-Bit PulSAR ADCs Type True Differential Pseudo Differential/Unipolar Unipolar 100 kSPS AD7684 AD7683 250 kSPS AD7687 AD7685 AD7694 500 kSPS AD7688 AD7686 AD7680 GENERAL DESCRIPTION Power dissipation scales linearly with throughput. 1.0 The SPI compatible serial interface also features the ability, using the SDI input, to daisy chain several ADCs on a single 3wire bus or provides an optional BUSY indicator. It is compatible with 1.8 V, 2.5 V, 3 V, or 5 V logic using the separate supply VIO. 0.5 INL (LSB) 0 TO VREF 2.5V TO 5V The AD7685 is a 16-bit, charge redistribution successive approximation, analog-to-digital converter (ADC) that operates from a single power supply, VDD, between 2.3 V to 5.5 V. It contains a low power, high speed, 16-bit sampling ADC with no missing codes, an internal conversion clock, and a versatile serial interface port. The part also contains a low noise, wide bandwidth, short aperture delay track-and-hold circuit. On the CNV rising edge, it samples an analog input IN+ between 0 V to REF with respect to a ground sense IN-. The reference voltage, REF, is applied externally and can be set up to the supply voltage. Battery-powered equipments: Medical instruments Mobile communications Personal digital assistants Data acquisition Instrumentation Process controls 1.5 0.5V TO VDD 02968-0-028 16-bit resolution with no missing codes Throughput: 250 kSPS INL: 0.6 LSB typ, 2 LSB max (0.003 % of FSR) S/(N + D): 93.5 dB @ 20 kHz THD: -110 dB @ 20 kHz Pseudo-differential analog input range 0 V to VREF with VREF up to VDD No pipeline delay Single-supply operation 2.3 V to 5.5 V with 1.8 V to 5 V logic interface Serial interface SPI(R)/QSPITM/MICROWIRETM/DSP compatible Daisy chain multiple ADCs, BUSY indicator Power dissipation 1.35 mW @ 2.5 V/100 kSPS, 4 mW @ 5 V/100 kSPS, 1.4 W @ 2.5 V/100 SPS Stand-by current: 1 nA 10-lead package: MSOP (MSOP-8 size) and 3 mm x 3 mm QFN1 (LFCSP) (SOT-23 size) Pin-for-pin compatible with AD7686, AD7687 and AD7688 0 -0.5 -1.0 -2.0 0 16384 32768 CODE 49152 65536 02968-0-042 -1.5 The AD7685 is housed in a 10-lead MSOP or a 10-lead QFN (LFCSP) with operation specified from -40C to +85C. 1 Figure 1. Integral Nonlinearity vs. Code. Package in development. For QFN package, contact factory for samples and availability. Rev 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.326.8703 (c) 2004 Analog Devices, Inc. All rights reserved. AD7685 TABLE OF CONTENTS Specifications..................................................................................... 3 Converter Operation.................................................................. 13 Timing Specifications....................................................................... 5 Typical Connection Diagram ................................................... 14 Absolute Maximum Ratings............................................................ 7 Digital Interface.......................................................................... 18 ESD Caution.................................................................................. 7 Application Hints ........................................................................... 24 Pin Configuration and Function Descriptions............................. 8 Layout .......................................................................................... 24 Terminology ...................................................................................... 9 Evaluating the AD7685's Performance .................................... 24 Typical Performance Characteristics ........................................... 10 Outline Dimensions ....................................................................... 25 Circuit Information.................................................................... 13 Ordering Guide .......................................................................... 26 REVISION HISTORY 4/04--Initial Revision 0 Rev 0 | Page 2 of 28 AD7685 SPECIFICATIONS VDD = 2.3 V to 5.5 V, VIO = 2.3 V to VDD, VREF = VDD, TA = -40C to +85C, unless otherwise noted. Table 2. Parameter RESOLUTION ANALOG INPUT Voltage Range Absolute Input Voltage Analog Input CMRR Leakage Current at 25C Input Impedance ACCURACY No Missing Codes Differential Linearity Error Integral Linearity Error Transition Noise Gain Error3, TMIN to TMAX Gain Error Temperature Drift Offset Error3, TMIN to TMAX Offset Temperature Drift Power Supply Sensitivity THROUGHPUT Conversion Rate Transient Response AC ACCURACY Signal-to-Noise Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise + Distortion) Conditions Min 16 IN+ - IN- IN+ IN- fIN = 250 kHz Acquisition Phase 0 -0.1 -0.1 B Grade Typ Max VREF VDD + 0.1 0.1 Min 16 0 -0.1 -0.1 65 1 See the Analog Input section. 16 -1 -3 REF = VDD = 5 V VDD = 4.5 V to 5.5 V VDD = 2.3 V to 4.5 V VDD = 5 V 5% VDD = 4.5 V to 5.5 V VDD = 2.3 V to 4.5 V Full-Scale Step 0 0 fIN = 20 kHz, VREF = 5 V fIN = 20 kHz, VREF = 2.5 V fIN = 20 kHz fIN = 20 kHz fIN = 20 kHz, VREF = 5 V fIN = 20 kHz, VREF = 5 V, -60 dB Input fIN = 20 kHz, VREF = 2.5 V 90 86 90 85.5 Intermodulation Distortion5 1 0.7 1 0.5 2 0.3 0.1 0.7 0.3 0.05 +3 92 88 -106 -106 92 32 87.5 -110 16 -1 -2 30 1.6 3.5 250 200 1.8 C Grade1 Typ Max VREF VDD + 0.1 0.1 65 1 0.5 0.6 0.45 2 0.3 0.1 0.7 0.3 0.05 0 0 92 87.5 92 87 +2 +2 15 1.6 3.5 250 200 1.8 93.5 88.5 -110 -110 93.5 33.5 88.5 -115 Unit Bits V V V dB nA Bits LSB2 LSB LSB LSB ppm/C mV mV ppm/C LSB kSPS kSPS s dB4 dB dB dB dB dB dB dB Future product. Contact factory for samples and availability. LSB means least significant bit. With the 5 V input range, 1 LSB is 76.3 V. See Terminology section. These specifications do include full temperature range variation but do not include the error contribution from the external reference. 4 All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full-scale, unless otherwise specified. 5 fIN1 = 21.4 kHz, fIN2 = 18.9 kHz, each tone at -7 dB below full-scale. 2 3 Rev 0 | Page 3 of 28 AD7685 VDD = 2.3 V to 5.5 V, VIO = 2.3 V to VDD, VREF = VDD, TA = -40C to +85C, unless otherwise noted. Table 3. Parameter REFERENCE Voltage Range Load Current SAMPLING DYNAMICS -3 dB Input Bandwidth Aperture Delay DIGITAL INPUTS Logic Levels VIL VIH IIL IIH DIGITAL OUTPUTS Data Format Pipeline Delay VOL VOH POWER SUPPLIES VDD VIO VIO Range Standby Current1, 2 Power Dissipation TEMPERATURE RANGE3 Specified Performance Conditions Min Typ 0.5 Max Unit VDD + 0.3 250 kSPS, REF = 5 V 50 V A VDD = 5 V 2 2.5 MHz ns -0.3 0.7 x VIO -1 -1 0.3 x VIO VIO + 0.3 +1 +1 Serial 16 Bits Straight Binary Conversion Results Available Immediately after Completed Conversion 0.4 VIO - 0.3 ISINK = +500 A ISOURCE = -500 A Specified Performance Specified Performance 2.3 2.3 1.8 VDD and VIO = 5 V, 25C VDD = 2.5 V, 100 SPS Throughput VDD = 2.5 V, 100 kSPS Throughput VDD = 2.5 V, 200 kSPS Throughput VDD = 5 V, 100 kSPS Throughput VDD = 5 V, 250 kSPS Throughput TMIN to TMAX 1 1.4 1.35 2.7 4 -40 1 With all digital inputs forced to VIO or GND as required. During acquisition phase. 3 Contact Analog Devices, Inc. for extended temperature range. 2 Rev 0 | Page 4 of 28 5.5 VDD + 0.3 VDD + 0.3 50 V V A A V V 2.4 4.8 6 15 V V V nA W mW mW mW mW +85 C AD7685 TIMING SPECIFICATIONS -40C to +85C, VIO = 2.3 V to 5.5 V or VDD + 0.3 V, whichever is the lowest, unless otherwise stated. Table 4. VDD = 4.5 V to 5.5 V1 Conversion Time: CNV Rising Edge to Data Available Acquisition Time Time between Conversions CNV Pulse Width (CS Mode) SCK Period (CS Mode) SCK Period (Chain Mode) VIO above 4.5 V VIO above 3 V VIO above 2.7 V VIO above 2.3 V SCK Low Time SCK High Time SCK Falling Edge to Data Remains Valid SCK Falling Edge to Data Valid Delay VIO above 4.5 V VIO above 3 V VIO above 2.7 V VIO above 2.3 V CNV or SDI Low to SDO D15 MSB Valid (CS Mode) VIO above 4.5 V VIO above 2.7 V VIO above 2.3 V CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode) SDI Valid Setup Time from CNV Rising Edge (CS Mode) SDI Valid Hold Time from CNV Rising Edge (CS Mode) SCK Valid Setup Time from CNV Rising Edge (Chain Mode) SCK Valid Hold Time from CNV Rising Edge (Chain Mode) SDI Valid Setup Time from SCK Falling Edge (Chain Mode) SDI Valid Hold Time from SCK Falling Edge (Chain Mode) 1 See Figure 3 and Figure 4 for load conditions. Rev 0 | Page 5 of 28 Symbol tCONV tACQ tCYC tCNVH tSCK tSCK tSCKL tSCKH tHSDO tDSDO Min 0.5 1.8 4 10 15 Typ Max 2.2 27 28 29 30 7 7 5 Unit s s s ns ns ns ns ns ns ns ns ns 14 15 16 17 ns ns ns ns 15 18 22 25 ns ns ns ns ns ns ns ns ns ns tEN tDIS tSSDICNV tHSDICNV tSSCKCNV tHSCKCNV tSSDISCK tHSDISCK 15 0 5 5 13 4 AD7685 -40C to +85C, VIO = 2.3 V to 4.5 V or VDD + 0.3 V, whichever is the lowest, unless otherwise stated. Table 5. VDD = 2.3V to 4.5 V1 Conversion Time: CNV Rising Edge to Data Available Acquisition Time Time between Conversions CNV Pulse Width ( CS Mode ) SCK Period ( CS Mode ) SCK Period ( Chain Mode ) VIO above 3 V VIO above 2.7 V VIO above 2.3 V SCK Low Time SCK High Time SCK Falling Edge to Data Remains Valid SCK Falling Edge to Data Valid Delay VIO above 3 V VIO above 2.7 V VIO above 2.3 V CNV or SDI Low to SDO D15 MSB Valid (CS Mode) VIO above 2.7 V VIO above 2.3 V CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode) SDI Valid Setup Time from CNV Rising Edge (CS Mode) SDI Valid Hold Time from CNV Rising Edge (CS Mode) SCK Valid Setup Time from CNV Rising Edge (Chain Mode) SCK Valid Hold Time from CNV Rising Edge (Chain Mode) SDI Valid Setup Time from SCK Falling Edge (Chain Mode) SDI Valid Hold Time from SCK Falling Edge (Chain Mode) 1 See Figure 3 and Figure 4 for load conditions. Rev 0 | Page 6 of 28 Symbol tCONV tACQ tCYC tCNVH tSCK tSCK tSCKL tSCKH tHSDO tDSDO Min 0.7 1.8 5 10 25 Typ Max 3.2 54 60 65 12 12 5 Unit s s s ns ns ns ns ns ns ns ns 24 30 35 ns ns ns 18 22 25 ns ns ns ns ns ns ns ns ns tEN tDIS tSSDICNV tHSDICNV tSSCKCNV tHSCKCNV tSSDISCK tHSDISCK 30 0 5 8 30 4 AD7685 ABSOLUTE MAXIMUM RATINGS Table 6. Parameter Analog Inputs IN+1, IN-1, REF Supply Voltages VDD, VIO to GND VDD to VIO Digital Inputs to GND Digital Outputs to GND Storage Temperature Range Junction Temperature JA Thermal Impedance JC Thermal Impedance Lead Temperature Range Vapor Phase (60 sec) Infrared (15 sec) 1 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Ratings GND - 0.3 V to VDD + 0.3 V or 130 mA -0.3 V to +7 V 7 V -0.3 V to VIO + 0.3 V -0.3 V to VIO + 0.3 V -65C to +150C 150C 200C/W (MSOP-10) 44C/W (MSOP-10) 215C 220C See the Analog Input section. ESD CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. 500A IOL 1.4V TO SDO 500A 02968-0-002 CL 50pF IOH Figure 3. Load Circuit for Digital Interface Timing 70% VIO 30% VIO tDELAY 2V OR VIO - 0.5V1 2V OR VIO - 0.5V1 0.8V OR 0.5V2 0.8V OR 0.5V2 NOTES 1. 2V IF VIO ABOVE 2.5V, VIO - 0.5V IF VIO BELOW 2.5V. 2. 0.8V IF VIO ABOVE 2.5V, 0.5V IF VIO BELOW 2.5V. Figure 4. Voltage Levels for Timing Rev 0 | Page 7 of 28 02968-0-003 tDELAY AD7685 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 10 VIO 9 SDI 8 SCK IN- 4 7 SDO GND 5 6 CNV IN+ 3 AD7685 02968-0-004 REF 1 VDD 2 Figure 5. 10-Lead MSOP and QFN (LFCSP) Pin Configuration Table 7. Pin Function Descriptions Pin No. 1 Mnemonic REF Type1 AI 2 3 4 5 6 VDD IN+ IN- GND CNV P AI AI P DI 7 8 9 SDO SCK SDI DO DI DI 10 VIO P Function Reference Input Voltage. The REF range is from 0.5 V to VDD. It is referred to the GND pin. This pin should be decoupled closely to the pin with a 10 F capacitor. Power Supply. Analog Input. It is referred to IN-. The voltage range, i.e., the difference between IN+ and IN-, is 0 V to VREF. Analog Input Ground Sense. To be connected to the analog ground plane or to a remote sense ground. Power Supply Ground. Convert Input. This input has multiple functions. On its leading edge, it initiates the conversions and selects the interface mode of the part, chain or CS mode. In CS mode, it enables the SDO pin when low. In chain mode, the data should be read when CNV is high. Serial Data Output. The conversion result is output on this pin. It is synchronized to SCK. Serial Data Clock Input. When the part is selected, the conversion result is shifted out by this clock. Serial Data Input. This input provides multiple features. It selects the interface mode of the ADC as follows: Chain mode is selected if SDI is low during the CNV rising edge. In this mode, SDI is used as a data input to daisy chain the conversion results of two or more ADCs onto a single SDO line. The digital data level on SDI is output on SDO with a delay of 16 SCK cycles. CS mode is selected if SDI is high during the CNV rising edge. In this mode, either SDI or CNV can enable the serial output signals when low, and if SDI or CNV is low when the conversion is complete, the BUSY indicator feature is enabled. Input/Output Interface Digital Power. Nominally at the same supply as the host interface (1.8 V, 2.5 V, 3 V, or 5 V). 1 AI = Analog Input, DI = Digital Input, DO = Digital Output, and P = Power Rev 0 | Page 8 of 28 AD7685 TERMINOLOGY Integral Nonlinearity Error (INL) It refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs 1/2 LSB before the first code transition. Positive full scale is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line (Figure 25). Differential Nonlinearity Error (DNL) In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed. Effective Number of Bits (ENOB) ENOB is a measurement of the resolution with a sine wave input. It is related to S/(N+D) by the following formula ENOB = (S /[N + D ]dB - 1.76 )/ 6.02) and is expressed in bits. Total Harmonic Distortion (THD) THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in dB. Offset Error The first transition should occur at a level 1/2 LSB above analog ground (38.1 V for the 0 V to 5 V range). The offset error is the deviation of the actual transition from that point. Signal-to-Noise Ratio (SNR) SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in dB. Gain Error The last transition (from 111 . . . 10 to 111 . . . 11) should occur for an analog voltage 1 1/2 LSB below the nominal full scale (4.999886 V for the 0 V to 5 V range). The gain error is the deviation of the actual level of the last transition from the ideal level after the offset has been adjusted out. Signal-to-(Noise + Distortion) Ratio (S/[N+D]) S/(N+D) is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/(N+D) is expressed in dB. Spurious-Free Dynamic Range (SFDR) The difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal. Aperture Delay Aperture delay is a measure of the acquisition performance and is the time between the rising edge of the CNV input and when the input signal is held for a conversion. Transient Response The time required for the ADC to accurately acquire its input after a full-scale step function was applied. Rev 0 | Page 9 of 28 AD7685 TYPICAL PERFORMANCE CHARACTERISTICS 2.0 2.0 POSITIVE INL = +0.33LSB NEGATIVE INL = -0.50LSB 1.0 1.0 0.5 0.5 -0.5 0 -0.5 -1.0 -1.5 -1.5 0 16384 32768 CODE 49152 65536 02968-0-042 -1.0 -2.0 0 16384 Figure 6. Integral Nonlinearity vs. Code 250000 32768 CODE 49152 65536 02968-0-041 0 -2.0 POSITIVE DNL = +0.21LSB NEGATIVE DNL = -0.30LSB 1.5 DNL (LSB) INL (LSB) 1.5 Figure 9. Differential Nonlinearity vs. Code 140000 VDD = REF = 5V VDD = REF = 2.5V 125055 204292 120000 200000 100000 COUNTS COUNTS 150000 100000 80000 60966 59082 60000 40000 0 0 27755 12 20000 0 20 0 80E5 80E6 80E7 80E8 80E9 80EA 80EB 80EC 80ED CODE IN HEX -80 0 0 Figure 10. Histogram of a DC Input at the Code Center 16384 POINT FFT VDD = REF = 2.5V fS = 250kSPS fIN = 20.45kHz SNR = 88.8dB THD = -103.5dB SFDR = -104.5dB SECOND HARMONIC = -112.4dB THIRD HARMONIC = -105.4dB -20 AMPLITUDE (dB OF FULL SCALE) -60 179 804E 804F 8050 8051 8052 8053 8054 8055 8056 8057 8058 CODE IN HEX -100 -120 -140 -40 -60 -80 -100 -120 -140 -160 -180 0 20 40 60 80 FREQUENCY (kHz) 100 120 Figure 8. FFT Plot -180 0 20 40 60 80 FREQUENCY (kHz) Figure 11. FFT Plot Rev 0 | Page 10 of 28 100 120 02968-0-024 -160 02968-0-023 AMPLITUDE (dB OF FULL SCALE) -40 6956 213 0 8192 POINT FFT VDD = REF = 5V fS = 250kSPS fIN = 20.45kHz SNR = 93.3dB THD = -111.6dB SFDR = -113.7dB SECOND HARMONIC = -113.7dB THIRD HARMONIC = -117.6dB -20 2 0 Figure 7. Histogram of a DC Input at the Code Center 0 8667 0 0 02968-0-022 29041 02968-0-021 50000 AD7685 100 -90 17 -95 SNR SNR, S/(N + D) (dB) 95 -100 16 ENOB ENOB (Bits) 15 90 THD, SFDR (dB) S/(N + D) 14 85 -105 -110 THD -115 SFDR -120 2.7 3.1 3.5 3.9 4.3 4.7 REFERENCE VOLTAGE (V) 13 5.5 5.1 -130 2.3 Figure 12. SNR, S/(N + D), and ENOB vs. Reference Voltage 3.1 3.5 3.9 4.3 4.7 REFERENCE VOLTAGE (V) 5.1 5.5 Figure 15. THD, SFDR vs. Reference Voltage 100 -60 95 -70 VREF = 5V, -10dB VREF = 5V, -1dB -80 90 VREF = 5V, -1dB THD (dB) S/(N + D) (dB) 2.7 02968-0-020 80 2.3 02968-0-019 -125 85 VREF = 2.5V, -1dB VREF = 2.5V, -1dB -90 80 -100 75 -110 50 100 FREQUENCY (kHz) 150 200 200 02968-0-046 0 125 02968-0-035 70 02968-0-031 VREF = 5V, -10dB -120 0 50 Figure 13. S/[N + D] vs. Frequency 100 FREQUENCY (kHz) 150 Figure 16. THD vs. Frequency -90 100 95 VREF = 5V -100 VREF = 2.5V THD (dB) VREF = 2.5V 85 -110 VREF = 5V 80 -120 75 70 -55 -35 -15 5 25 45 65 TEMPERATURE (C) 85 105 125 02968-0-034 SNR (dB) 90 Figure 14. SNR vs. Temperature -130 -55 -35 -15 5 25 45 65 TEMPERATURE (C) 85 Figure 17. THD, SFDR vs. Temperature Rev 0 | Page 11 of 28 105 AD7685 SNR REFERENCE TO FULL SCALE (dB) 95 1000 -105 fS = 100kSPS VDD = 5V OPERATING CURRENT (A) 94 SNR -110 THD (dB) 93 92 THD -115 91 750 VDD = 2.5V 500 250 -120 -8 -6 -4 INPUT LEVEL (dB) -2 0 0 -55 Figure 18. SNR and THD vs. Input Level -35 -15 5 25 45 65 TEMPERATURE (C) 85 105 125 02968-0-038 02968-0-033 VIO 90 -10 Figure 21. Operating Currents vs. Temperature 1000 6 fS = 100kSPS 5 OFFSET, GAIN ERROR (LSB) OPERATING CURRENT (A) 4 750 VDD 500 250 3 2 1 OFFSET ERROR 0 -1 -2 GAIN ERROR -3 -4 VIO 3.5 3.9 4.3 SUPPLY (V) 4.7 5.1 5.5 -6 -55 Figure 19. Operating Currents vs. Supply -15 5 25 45 65 TEMPERATURE (C) 85 105 125 120 Figure 22. Offset and Gain Error vs. Temperature 1000 25 VDD = 2.5V, 85C 20 TDSDO DELAY (ns) 750 500 250 15 VDD = 2.5V, 25C 10 VDD = 5V, 85C VDD = 5V, 25C 5 VDD = 3.3V, 85C VDD + VIO 0 -55 -35 -15 5 25 45 65 TEMPERATURE (C) 85 105 125 02968-0-039 POWER-DOWN CURRENT (nA) -35 02968-0-027 3.1 02968-0-043 2.7 -5 02968-0-037 0 2.3 VDD = 3.3V, 25C 0 0 20 40 60 80 SDO CAPACITIVE LOAD (pF) 100 Figure 23. tDSDO vs. Capacitance Load and Supply Figure 20. Power-Down Currents vs. Temperature Rev 0 | Page 12 of 28 AD7685 IN+ SWITCHES CONTROL LSB MSB 32,768C 16,384C 4C 2C C SW+ C BUSY REF COMP GND 32,768C 16,384C 4C 2C C MSB CONTROL LOGIC OUTPUT CODE C LSB SW- 02968-0-005 CNV IN- Figure 24. ADC Simplified Schematic CIRCUIT INFORMATION CONVERTER OPERATION The AD7685 is a fast, low power, single-supply, precise 16-bit ADC using a successive approximation architecture. The AD7685 is a successive approximation ADC based on a charge redistribution DAC. Figure 24 shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 16 binary weighted capacitors, which are connected to the two comparator inputs. The AD7685 is capable of converting 250,000 samples per second (250 kSPS) and powers down between conversions. When operating at 100 SPS, for example, it consumes typically 1.35 W with a 2.5 V supply, ideal for battery-powered applications. The AD7685 provides the user with an on-chip track-and-hold and does not exhibit any pipeline delay or latency, making it ideal for multiple multiplexed channel applications. The AD7685 is specified from 2.3 V to 5.5 V and can be interfaced to any 1.8 V to 5 V digital logic family. It is housed in a 10-lead MSOP or a tiny 10-lead QFN (LFCSP) that combines space savings and allows flexible configurations. It is pin-for-pin-compatible with the AD7686, AD7687, and AD7688. During the acquisition phase, terminals of the array tied to the comparator's input are connected to GND via SW+ and SW-. All independent switches are connected to the analog inputs. Thus, the capacitor arrays are used as sampling capacitors and acquire the analog signal on the IN+ and IN- inputs. When the acquisition phase is complete and the CNV input goes high, a conversion phase is initiated. When the conversion phase begins, SW+ and SW- are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the GND input. Therefore, the differential voltage between the inputs IN+ and IN- captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between GND and REF, the comparator input varies by binary weighted voltage steps (VREF/2, VREF/4 . . . VREF/65536). The control logic toggles these switches, starting with the MSB, in order to bring the comparator back into a balanced condition. After the completion of this process, the part powers down and returns to the acquisition phase and the control logic generates the ADC output code and a BUSY signal indicator. Because the AD7685 has an on-board conversion clock, the serial clock, SCK, is not required for the conversion process. Rev 0 | Page 13 of 28 AD7685 TYPICAL CONNECTION DIAGRAM The ideal transfer characteristic for the AD7685 is shown in Figure 25 and Table 8. Figure 26 shows an example of the recommended connection diagram for the AD7685 when multiple supplies are available. ADC CODE (STRAIGHT BINARY) Transfer Functions 111...111 111...110 111...101 000...010 000...001 -FS + 1 LSB +FS - 1 LSB +FS - 1.5 LSB -FS + 0.5 LSB 02968-0-006 000...000 -FS ANALOG INPUT Figure 25. ADC Ideal Transfer Function Table 8. Output Codes and Ideal Input Voltages Description FSR - 1 LSB Midscale + 1 LSB Midscale Midscale - 1 LSB -FSR + 1 LSB -FSR 2 Digital Output Code Hexa FFFF1 8001 8000 7FFF 0001 00002 This is also the code for an overranged analog input (VIN+ - VIN above VREF - VGND). This is also the code for an underranged analog input (VIN+ - VIN below VGND). (NOTE 1) 7V 5V REF 10F (NOTE 2) 100nF 1.8V TO VDD 7V 100nF 33 REF VDD IN+ 0 TO VREF (NOTE 3) -2V VIO SDI SCK AD7685 2.7nF (NOTE 4) IN- 3- OR 4-WIRE INTERFACE (NOTE 5) SDO CNV GND NOTE 1: SEE REFERENCE SECTION FOR REFERENCE SELECTION. NOTE 2: CREF IS USUALLY A 10F CERAMIC CAPACITOR (X5R). NOTE 3: SEE DRIVER AMPLIFIER CHOICE SECTION. NOTE 4: OPTIONAL FILTER. SEE ANALOG INPUT SECTION. NOTE 5: SEE DIGITAL INTERFACE FOR MOST CONVENIENT INTERFACE MODE. Figure 26. Typical Application Diagram with Multiple Supplies Rev 0 | Page 14 of 28 02968-0-030 1 Analog Input VREF = 5 V 4.999924 V 2.500076 V 2.5 V 2.499924 V 76.3 V 0V AD7685 Analog Input Figure 27 shows an equivalent circuit of the input structure of the AD7685. The two diodes, D1 and D2, provide ESD protection for the analog inputs IN+ and IN-. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 0.3 V because this will cause these diodes to begin to forward-bias and start conducting current. These diodes can handle a forward-biased current of 130 mA maximum. For instance, these conditions could eventually occur when the input buffer's (U1) supplies are different from VDD. In such a case, an input buffer with a short-circuit current limitation can be used to protect the part. VDD D1 IN+ OR IN- CPIN CIN RIN 02968-0-047 D2 GND During the acquisition phase, the impedance of the analog inputs (IN+ or IN-) can be modeled as a parallel combination of capacitor CPIN and the network formed by the series connection of RIN and CIN. CPIN is primarily the pin capacitance. RIN is typically 3 k and is a lumped component made up of some serial resistors and the on resistance of the switches. CIN is typically 30 pF and is mainly the ADC sampling capacitor. During the conversion phase, where the switches are opened, the input impedance is limited to CPIN. RIN and CIN make a 1-pole, low-pass filter that reduces undesirable aliasing effects and limits the noise. When the source impedance of the driving circuit is low, the AD7685 can be driven directly. Large source impedances significantly affect the ac performance, especially total harmonic distortion (THD). The dc performances are less sensitive to the input impedance. The maximum source impedance depends on the amount of THD that can be tolerated. The THD degrades as a function of the source impedance and the maximum input frequency, as shown in Figure 29. Figure 27. Equivalent Analog Input Circuit -60 -70 -80 THD (dB) This analog input structure allows the sampling of the differential signal between IN+ and IN-. By using this differential input, small signals common to both inputs are rejected, as shown in Figure 28, which represents the typical CMRR over frequency. For instance, by using IN- to sense a remote signal ground, ground potential differences between the sensor and the local ADC ground are eliminated. -90 RS = 250 -100 80 RS = 100 70 VDD = 5V -120 60 25 50 FREQUENCY (kHz) 75 100 Figure 29. THD vs. Analog Input Frequency and Source Resistance 50 40 1 10 100 FREQUENCY (kHz) 1000 10000 02968-0-025 CMRR (dB) 0 VDD = 2.5V Figure 28. Analog Input CMRR vs. Frequency Rev 0 | Page 15 of 28 02968-0-036 RS = 50 RS = 33 -110 AD7685 Driver Amplifier Choice Table 9. Recommended Driver Amplifiers. Although the AD7685 is easy to drive, the driver amplifier needs to meet the following requirements: Amplifier AD8021 AD8022 OP184 AD8605, AD8615 AD8519 AD8031 * The noise generated by the driver amplifier needs to be kept as low as possible in order to preserve the SNR and transition noise performance of the AD7685. Note that the AD7685 has a noise much lower than most of the other 16bit ADCs and, therefore, can be driven by a noisier amplifier in order to meet a given system noise specification. The noise coming from the amplifier is filtered by the AD7685 analog input circuit low-pass filter made by RIN and CIN or by an external filter, if one is used. Because the typical noise of the AD7685 is 35 V rms, the SNR degradation due to the amplifier is SNRLOSS 35 = 20log 2 2 35 + f -3dB (Ne N ) 2 Typical Application Very low noise and high frequency Low noise and high frequency Low power, low noise, and low frequency 5 V single-supply, low power Small, low power and low frequency High frequency and low power Voltage Reference Input The AD7685 voltage reference input, REF, has a dynamic input impedance and should therefore be driven by a low impedance source with efficient decoupling between the REF and GND pins as explained in the Layout section. When REF is driven by a very low impedance source, e.g., a reference buffer using the AD8031 or the AD8605, a 10 F (X5R, 0805 size) ceramic chip capacitor is appropriate for optimum performance. where: f-3dB is the input bandwidth in MHz of the AD7685 (2 MHz) or the cutoff frequency of the input filter, if one is used. N is the noise gain of the amplifier (e.g., +1 in buffer configuration). If an unbuffered reference voltage is used, the decoupling value depends on the reference used. For instance, a 22 F (X5R, 1206 size) ceramic chip capacitor is appropriate for optimum performance using a low temperature drift ADR43x reference. If desired, smaller reference decoupling capacitor values down to 2.2 F can be used with a minimal impact on performance, especially DNL. eN is the equivalent input noise voltage of the op amp, in nV/Hz. * For ac applications, the driver should have a THD performance commensurate with the AD7685. Figure 16 shows the AD7685's THD versus frequency. * For multichannel, multiplexed applications, the driver amplifier and the AD7685 analog input circuit must settle a full-scale step onto the capacitor array at a 16-bit level (0.0015%). In the amplifier's data sheet, settling at 0.1% to 0.01% is more commonly specified. This could differ significantly from the settling time at a 16-bit level and should be verified prior to driver selection. Rev 0 | Page 16 of 28 AD7685 Power Supply Supplying the ADC from the Reference The AD7685 is specified over a wide operating range from 2.3 V to 5.5 V. It has, unlike other low voltage converters, a noise low enough to design a 16-bit resolution system with respectable performance. It uses two power supply pins: a core supply VDD and a digital input/output interface supply VIO. VIO allows direct interface with any logic between 1.8 V and VDD. To reduce the number of supplies needed, the VIO and VDD can be tied together. The AD7685 is independent of power supply sequencing between VIO and VDD. Additionally, it is very insensitive to power supply variations over a wide frequency range, as shown in Figure 30, which represents PSRR over frequency. For simplified applications, the AD7685, with its low operating current, can be supplied directly using the reference circuit, as shown in Figure 32. The reference line can be driven by either: * The system power supply directly * A reference voltage with enough current output capability, such as the ADR43x * A reference buffer, such as the AD8031, that can also filter the system power supply, as shown in Figure 32. 110 5V 5V 100 10 5V 10k 90 1F VDD = 5V 1F (NOTE 1) REF 70 VDD NOTE 1: OPTIONAL REFERENCE BUFFER AND FILTER 40 10 100 FREQUENCY (kHz) 1000 10000 02968-0-026 Figure 32. Example of Application Circuit 30 1 Figure 30. PSRR vs. Frequency The AD7685 powers down automatically at the end of each conversion phase and, therefore, the power scales linearly with the sampling rate as shown in see Figure 31. This makes the part ideal for low sampling rate (even a few Hz) and low batterypowered applications. 1000 VDD = 5V VDD = 2.5V 10 VIO 100 1000 10000 SAMPLING RATE (SPS) 100000 1000000 02968-0-040 0.1 0.001 10 VIO AD7685 VDD = 2.5V 60 50 OPERATING CURRENT (A) 10F Figure 31. Operating Currents vs. Sampling Rate Rev 0 | Page 17 of 28 02968-0-029 PSRR (dB) 80 AD8031 AD7685 DIGITAL INTERFACE Though the AD7685 has a reduced number of pins, it offers substantial flexibility in its serial interface modes. The AD7685, when in CS mode, is compatible with SPI, QSPI, digital hosts, and DSPs, e.g., Blackfin(R) ADSP-BF53x or ADSP219x). This interface can use either 3-wire or 4-wire. A 3-wire interface using the CNV, SCK, and SDO signals minimizes wiring connections, useful, for instance, in isolated applications. A 4-wire interface using the SDI, CNV, SCK, and SDO signals allows CNV, which initiates the conversions, to be independent of the readback timing (SDI). This is useful in low jitter sampling or simultaneous sampling applications. The AD7685, when in chain mode, provides a daisy chain feature using the SDI input for cascading multiple ADCs on a single data line similar to a shift register. The mode in which the part operates depends on the SDI level when the CNV rising edge occurs. The CS mode is selected if SDI is high and the chain mode is selected if SDI is low. The SDI hold time is such that when SDI and CNV are connected together, the chain mode is always selected. In the CS mode, the AD7685 offers the flexibility to optionally force a start bit in front of the data bits. This start bit can be used as a BUSY signal indicator to interrupt the digital host and trigger the data reading. Otherwise, without a BUSY indicator, the user must time out the maximum conversion time prior to readback. The BUSY indicator feature is enabled as follows: * In the CS mode, if CNV or SDI is low when the ADC conversion ends (Figure 36). Rev 0 | Page 18 of 28 AD7685 CS Mode 3-Wire, No BUSY Indicator then clocked by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge will allow a faster reading rate provided it has an acceptable hold time. After the 16th SCK falling edge or when CNV goes high, whichever is earlier, SDO returns to high impedance. This mode is usually used when a single AD7685 is connected to an SPI compatible digital host. The connection diagram is shown in Figure 33 and the corresponding timing is given in Figure 34. With SDI tied to VIO, a rising edge on CNV initiates a conversion, selects the CS mode, and forces SDO to high impedance. Once a conversion is initiated, it will continue to completion irrespective of the state of CNV. For instance, it could be useful to bring CNV low to select other SPI devices, such as analog multiplexers, but CNV must be returned high before the minimum conversion time and held high until the maximum conversion time to avoid the generation of the BUSY signal indicator. When the conversion is complete, the AD7685 enters the acquisition phase and powers down. When CNV goes low, the MSB is output onto SDO. The remaining data bits are CONVERT DIGITAL HOST CNV VIO SDI AD7685 DATA IN SDO 02968-0-007 SCK CLK Figure 33. CS Mode 3-Wire, No BUSY Indicator Connection Diagram (SDI High) SDI = 1 tCYC tCNVH CNV ACQUISITION tCONV tACQ CONVERSION ACQUISITION tSCK tSCKL 1 2 3 14 tHSDO 16 tSCKH tDSDO tEN SDO 15 D15 D14 D13 tDIS D1 D0 Figure 34. CS Mode 3-Wire, No BUSY Indicator Serial Interface Timing (SDI High) Rev 0 | Page 19 of 28 02968-0-008 SCK AD7685 CS Mode 3-Wire with BUSY Indicator down. The data bits are then clocked out, MSB first, by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge will allow a faster reading rate provided it has an acceptable hold time. After the optional 17th SCK falling edge, or when CNV goes high, whichever is earlier, SDO returns to high impedance. This mode is usually used when a single AD7685 is connected to an SPI compatible digital host having an interrupt input. The connection diagram is shown in Figure 35 and the corresponding timing is given in Figure 36. With SDI tied to VIO, a rising edge on CNV initiates a conversion, selects the CS mode, and forces SDO to high impedance. SDO is maintained in high impedance until the completion of the conversion irrespective of the state of CNV. Prior to the minimum conversion time, CNV could be used to select other SPI devices, such as analog multiplexers, but CNV must be returned low before the minimum conversion time and held low until the maximum conversion time to guarantee the generation of the BUSY signal indicator. When the conversion is complete, SDO goes from high impedance to low. With a pullup on the SDO line, this transition can be used as an interrupt signal to initiate the data reading controlled by the digital host. The AD7685 then enters the acquisition phase and powers CONVERT VIO CNV VIO DIGITAL HOST 47k AD7685 DATA IN SDO SCK IRQ 02968-0-009 SDI CLK Figure 35. CS Mode 3-Wire with BUSY Indicator Connection Diagram (SDI High) SDI = 1 tCYC tCNVH CNV ACQUISITION tCONV tACQ CONVERSION ACQUISITION tSCK tSCKL 1 2 3 tHSDO 15 16 17 tSCKH tDSDO SDO tDIS D15 D14 D1 D0 Figure 36. CS Mode 3-Wire with BUSY Indicator Serial Interface Timing (SDI High) Rev 0 | Page 20 of 28 02968-0-010 SCK AD7685 CS Mode 4-Wire, No BUSY Indicator but SDI must be returned high before the minimum conversion time and held high until the maximum conversion time to avoid the generation of the BUSY signal indicator. When the conversion is complete, the AD7685 enters the acquisition phase and powers down. Each ADC result can be read by bringing low its SDI input which consequently outputs the MSB onto SDO. The remaining data bits are then clocked by subsequent SCK driving edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge will allow a faster reading rate provided it has an acceptable hold time. After the 16th SCK falling edge, or when SDI goes high, whichever is earlier, SDO returns to high impedance and another AD7685 can be read. This mode is usually used when multiple AD7685s are connected to an SPI compatible digital host. A connection diagram example using two AD7685s is shown in Figure 37 and the corresponding timing is given in Figure 38. With SDI high, a rising edge on CNV initiates a conversion, selects the CS mode, and forces SDO to high impedance. In this mode, CNV must be held high during the conversion phase and the subsequent data readback (if SDI and CNV are low, SDO is driven low). Prior to the minimum conversion time, SDI could be used to select other SPI devices, such as analog multiplexers, CS2 CS1 CONVERT CNV AD7685 SDO SDI SCK AD7685 SDO SCK 02968-0-011 SDI DIGITAL HOST CNV DATA IN CLK Figure 37. CS Mode 4-Wire, No BUSY Indicator Connection Diagram tCYC CNV ACQUISITION tCONV tACQ CONVERSION ACQUISITION tSSDICNV SDI(CS1) tHSDICNV SDI(CS2) tSCK tSCKL 1 2 14 3 tHSDO 16 17 18 30 31 32 tDSDO tEN SDO 15 tSCKH D15 D14 D13 tDIS D1 D0 D15 D14 Figure 38. CS Mode 4-Wire, No BUSY Indicator Serial Interface Timing Rev 0 | Page 21 of 28 D1 D0 02968-0-012 SCK AD7685 CS Mode 4-Wire with BUSY Indicator low. With a pull-up on the SDO line, this transition can be used as an interrupt signal to initiate the data readback controlled by the digital host. The AD7685 then enters the acquisition phase and powers down. The data bits are then clocked out, MSB first, by subsequent SCK driving edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge will allow a faster reading rate provided it has an acceptable hold time. After the optional 17th SCK falling edge, or SDI going high, whichever is earlier, the SDO returns to high impedance. This mode is usually used when a single AD7685 is connected to an SPI compatible digital host, which has an interrupt input, and it is desired to keep CNV, which is used to sample the analog input, independent of the signal used to select the data reading. This requirement is particularly important in applications where low jitter on CNV is desired. The connection diagram is shown in Figure 39 and the corresponding timing is given in Figure 40. With SDI high, a rising edge on CNV initiates a conversion, selects the CS mode, and forces SDO to high impedance. In this mode, CNV must be held high during the conversion phase and the subsequent data readback (if SDI and CNV are low, SDO is driven low). Prior to the minimum conversion time, SDI could be used to select other SPI devices, such as analog multiplexers, but SDI must be returned low before the minimum conversion time and held low until the maximum conversion time to guarantee the generation of the BUSY signal indicator. When the conversion is complete, SDO goes from high impedance to CS1 CONVERT VIO CNV DIGITAL HOST 47k AD7685 DATA IN SDO SCK IRQ 02968-0-013 SDI CLK Figure 39. CS Mode 4-Wire with BUSY Indicator Connection Diagram tCYC CNV ACQUISITION tCONV tACQ CONVERSION ACQUISITION tSSDICNV SDI tSCK tHSDICNV tSCKL 1 2 3 tHSDO 15 16 17 tSCKH tDSDO tDIS tEN SDO D15 D14 D1 Figure 40. CS Mode 4-Wire with BUSY Indicator Serial Interface Timing Rev 0 | Page 22 of 28 D0 02968-0-014 SCK AD7685 Chain Mode AD7685 enters the acquisition phase and powers down. The remaining data bits stored in the internal shift register are then clocked by subsequent SCK falling edges. For each ADC, SDI feeds the input of the internal shift register and is clocked by the SCK falling edge. Each ADC in the chain outputs its data MSB first, and 16 x N clocks are required to readback the N ADCs. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge will allow a faster reading rate and, consequently more AD7685s in the chain, provided the digital host has an acceptable hold time. The maximum conversion rate may be reduced due to the total readback time. For instance, with a 5 ns digital host set-up time and 3 V interface, up to five AD7685s running at a conversion rate of 200 kSPS can be daisy-chained on a 3-wire port. This mode can be used to daisy chain multiple AD7685s on a 3wire serial interface. This feature is useful for reducing component count and wiring connections, e.g., in isolated multiconverter applications or for systems with a limited interfacing capacity. Data readback is analogous to clocking a shift register. A connection diagram example using two AD7685s is shown in Figure 41 and the corresponding timing is given in Figure 42. When SDI and CNV are low, SDO is driven low. With SCK low, a rising edge on CNV initiates a conversion and selects the chain mode. In this mode, CNV is held high during the conversion phase and the subsequent data readback. When the conversion is complete, the MSB is output onto SDO and the CONVERT SDI CNV AD7685 SDO DIGITAL HOST AD7685 SDI A B SCK SCK DATA IN SDO 02968-0-015 CNV CLK Figure 41. Chain Mode Connection Diagram SDIA = 0 tCYC CNV ACQUISITION tCONV tACQ CONVERSION ACQUISITION tSCK tSCKL tSSCKCNV SCK 1 tHSCKCNV 2 3 14 15 tSSDISCK 16 17 18 DA15 DA14 30 31 32 DA1 DA0 tSCKH SDOA = SDIB DA15 DA14 DA13 DA1 DA0 DB15 DB14 DB13 DB1 DB0 tHSDO tDSDO SDOB Figure 42. Chain Mode Serial Interface Timing Rev 0 | Page 23 of 28 02968-0-016 tHSDISC tEN AD7685 APPLICATION HINTS LAYOUT The printed circuit board that houses the AD7685 should be designed so that the analog and digital sections are separated and confined to certain areas of the board. The pinout of the AD7685 with all its analog signals on the left side and all its digital signals on the right side eases this task. Avoid running digital lines under the device because these couple noise onto the die, unless a ground plane under the AD7685 is used as a shield. Fast switching signals, such as CNV or clocks, should never run near analog signal paths. Crossover of digital and analog signals should be avoided The AD7685 voltage reference input REF has a dynamic input impedance and should be decoupled with minimal parasitic inductances. This is done by placing the reference decoupling ceramic capacitor close to, and ideally right up against, the REF and GND pins and connected with wide, low impedance traces. 02968-0-044 At least one ground plane should be used. It could be common or split between the digital and analog section. In the latter case, the planes should be joined underneath the AD7685. Figure 43. Example of Layout of the AD7685 (Top Layer) Finally, the power supplies VDD and VIO should be decoupled with ceramic capacitors, typically 100 nF, placed close to the AD7685 and connected using short and wide traces to provide low impedance paths and reduce the effect of glitches on the power supply lines. An example layout following these rules is shown in Figure 43 and Figure 44. Other recommended layouts for the AD7685 are outlined in the documentation of the evaluation board for the AD7685 (EVAL-AD7685). The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the EVAL-CONTROL BRD2. Rev 0 | Page 24 of 28 02968-0-045 EVALUATING THE AD7685'S PERFORMANCE Figure 44. Example of Layout of the AD7685 (Bottom Layer) AD7685 OUTLINE DIMENSIONS 3.00 BSC 10 6 4.90 BSC 3.00 BSC 1 5 PIN 1 0.50 BSC 0.95 0.85 0.75 1.10 MAX 0.15 0.00 0.27 0.17 SEATING PLANE 0.80 0.60 0.40 8 0 0.23 0.08 COPLANARITY 0.10 COMPLIANT TO JEDEC STANDARDS MO-187BA Figure 45.10-Lead Micro Small Outline Package [MSOP] (RM-10) Dimensions shown in millimeters INDEX AREA 0.50 BSC 3.00 BSC SQ 1 1.50 BCS SQ PIN 1 INDICATOR 5 (BOTTOM VIEW) 6 10 0.80 0.75 0.70 SEATING PLANE 2.48 2.38 2.23 0.80 MAX 0.55 TYP 0.05 MAX 0.02 NOM 0.30 0.23 0.18 1.74 1.64 1.49 EXPOSED PAD TOP VIEW 0.50 0.40 0.30 PADDLE CONNECTED TO GND. THIS CONNECTION IS NOT REQUIRED TO MEET THE ELECTRICAL PERFORMANCES 0.20 REF Figure 46. 10-Terminal Quad Flat No Lead Package[QFN (LFCSP)] 3 mm x 3 mm Body (CP-10-9) Dimensions shown in millimeters Rev 0 | Page 25 of 28 AD7685 ORDERING GUIDE Models AD7685BRM AD7685BRMRL7 EVAL-AD7685CB1 EVAL-CONTROL BRD22 EVAL-CONTROL BRD32 1 2 Integral Nonlinearity 3 LSB max 3 LSB max Temperature Range -40C to +85C -40C to +85C Package (Option) MSOP (RM-10) MSOP (RM-10) Evaluation Board Controller Board Controller Board Transport Media, Quantity Tube, 50 Reel, 1,000 This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRDx for evaluation/demonstration purposes. These boards allow a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators. Rev 0 | Page 26 of 28 Branding C01 C01 AD7685 NOTES Rev 0 | Page 27 of 28 AD7685 NOTES (c) 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D02968-0-4/04(0) Rev 0 | Page 28 of 28