UCC28231DRNRG4 - Texas Instruments

FEATURES

DESCRIPTION

APPLICATIONS

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

Advanced PWM Controller for Bus Converters

•Programmable, Load Depended Off TimeControl

The UCC28230, UCC28231 PWM bus controllers areoptimized for use in high efficiency, high power•Frequency Controlled Start Up Allows Small

density, unregulated intermediate bus converters.Output Inductor, Low Ripple and Constant

Topologies include push-pull, half-bridge andCurrent Start with Large Output Capacitor

full-bridge. External drivers, such as the UCC27200•Two 0.2-A Push-Pull Outputs Provide Matched

120-V high-side/low-side drivers, can be used withControl Signals D to External Drivers

this controller.•Two Additional 1- D Outputs for Optimal Use

Low cost, small size and highly efficient solutions areof Self-Driven or Control Driven Synchronous

provided by innovations such as:Rectifiers

•Start-up frequency control circuit allowing small•Unregulated, Fixed Volt-Second or Fixed

output inductor and the ability to start with largeFrequency Modes set by User

intermediate bus capacitor.•Two, 1.5% Overall Accuracy Reference Voltage

•Load depended off-time control set by user.Options: 5-V for UCC28230 and 3.3-V for

Additional 1-D control outputs can be used forUCC28231

primary winding clamping in self-driven output•Resistor Programmable Switching Frequency

synchronous rectifier applications or as drive signalsup to 1 MHz

for the control-driven synchronous rectifier.•Cycle-by-Cycle Current Limit Allows Parallel

Cycle-by-cycle current limit prevents overstresses ofOperation with Droop Based Current Sharing

converter. If the over current condition causes lessthan 80% duty cycle at the output, then after a•Single External Capacitor sets Soft-Start and

programmed time the controller proceeds intoOver Current Hiccup Mode Parameters with

periodical shutdown and restart hiccup mode.Restart

The UCC28230 provides 5 V, and the UCC28231•Severe Short Circuit Hiccup with Restart or

provides 3.3-V precision reference voltages with 1.5%Latch Off Protection Option by External

overall accuracy and 10-mA output current. ThisResistor

reference voltage can be used to supply•Input Under Voltage Lock Out

housekeeping circuit and/or microcontroller. The•Thermal Shutdown

precision reference voltage can also be used foraccurate setting of system parameters.•Thermally Enhanced 3 mm × 2 mm SON-12and TSSOP-14 Package Options

Other features include under-voltage lockout, thermalshut down, programmable soft start, over-currenthiccup mode and short circuit protection with internalrestart by default that can be set into latch-off mode•Intermediate Bus Isolated Converters

by an external resistor.•DC-to-DC Transformers

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of TexasInstruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Copyright © 2008, Texas Instruments IncorporatedProducts conform to specifications per the terms of the TexasInstruments standard warranty. Production processing does notnecessarily include testing of all parameters.

TYPICAL APPLICATION DIAGRAMS

Vin

36 Vto60V

Vout

7 Vto12V

400W

Vbias

Vcc =5 Vor 3.3V

Interface

with

System

UCC27200UCC27200

Bias

Power

Supply

Vbias

Housekeeping

Micro

Controller

GND

O1_D

VREF

VDD

5V/3.3V

LDO

UVLO

Comp.

6.3 Vrise

5.7 Vfall

VDD

Vin

Thermal

Shutdown

R2 O2_ DIN

O2_D

O1_ DIN

SoftStart &

HiccupCurrent

LimitCircuit

Logic

Block

VDD

Reference

Generator

ShortCircuit

Shutdown

Oscillator &

StartUp

Frequency

Control

Off Time

Control

Circuit

Cycle -

by -

CycleCurrent

Limit

CLK

OST

Vin

36Vto60V

Vout

7Vto12V

200W

Vbias

Houskeeping

Micro-

Controller

Vcc=5Vor3.3V

Interface

with

System

VDD

UCC27200

Bias

Power

Supply

Vbias

UCC28230/1

INA

GND

INB

UCC27324

OUTA

OUTB

Vbias

GND

O1_D

VREF

VDD

5V/3.3V

LDO

UVLO

Comp.

6.3 Vrise

5.7 Vfall

VDD

Vin

Thermal

Shutdown

R2 O2_ DIN

O2_D

O1_ DIN

SoftStart &

HiccupCurrent

LimitCircuit

Logic

Block

VDD

Reference

Generator

ShortCircuit

Shutdown

Oscillator &

StartUp

Frequency

Control

Off Time

Control

Circuit

Cycle -by -

CycleCurrent

Limit

CLK

OST

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

Figure 1. Full-Bridge Bus Converter

Figure 2. Half-Bridge Bus Converter with Control-Driven Synchronous Rectifier

Product Folder Link(s): UCC28230 UCC28231

PINOUT CONFIGURATION

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

ORDERING INFORMATION

(1) (2)

TEMPERATURE RANGE,

REFERENCE VOLTAGE PACKAGE TAPE and REEL QTY PART NUMBERT

= T

5 V .250 UCC28230DRNT5 V 3000 UCC28230DRNRPlastic 12-pin SON (DRN)3.3 V 250 UCC28231DRNT3.3 V 3000 UCC28231DRNR– 55 ° C to +125 ° C

5 V 250 UCC28230PW5 V 2000 UCC28230PWRPlastic 14-pin TSSOP (PW)3.3 V 250 UCC28231PW3.3 V 2000 UCC28231PWR

(1) The 12-pin SON (DRN) and 14-pin TSSOP packages use Pb-Free lead finish of Pd-Ni-Au which is compatible with MSL level 1 at255-260 ° C peak reflow temperature to be compatible with either lead free or Sn/Pb soldering operations.(2) The pad underneath the center of the IC is a thermal substrate. The PCB “ thermal land ” design for this exposed die pad should includethermal vias that drop down and connect to one or more buried copper plane(s). This combination of vias for vertical heat escape andburied planes for heat spreading allows the DRN to achieve its full thermal potential. This pad is also internally connected to GND pin.

Product Folder Link(s): UCC28230 UCC28231

ABSOLUTE MAXIMUM RATINGS

DISSIPATION RATINGS

(1)

RECOMMENDED OPERATING CONDITIONS

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

over operating free-air temperature range

(1) (2)

(unless otherwise noted)

PARAMETER VALUE UNIT

(3)

Input supply voltage range – 0.3 to 20.0O1_D, O2_D, O1_DIN, O2_DIN – 0.3 to V

+0.3Inputs voltages on OS, CS, SS, RT, OST – 0.3 to 6.3

VOutput voltage on VREF – 0.3 to 5.6HBM 2kESD ratingCDM 500Continuous total power dissipation See Dissipation Rating TableT

Operating virtual junction temperature range – 55 to +150T

Operating ambient temperature range – 55 to +125

° CT

stg

Storage Temperature – 65 to +150Lead Temperature (Soldering, 10 sec.) PW Package +300

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratingsonly, and functional operation of the device at these or any other conditions beyond those indicated under recommended operatingconditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.(2) These devices are sensitive to electrostatic discharge; follow proper device handling procedures.(3) All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. SeePackaging Section of the datasheet for thermal limitations and considerations of packages.

( ° C/W) θ

( ° C/W)θ

( ° C/W)BOARD PACKAGE JUNCTION TO JUNCTION TO JUNCTION TOJUNCTION TO PADCASE AMBIENT BOARD

High-K

(2)

DRN 70.66 15 37.66PW 2.71 97.65 2.07

(1) These thermal data are taken at standard JEDEC test conditions and are useful for the thermal performance comparison of differentpackages. The cooling condition and thermal impedance R

θJA

of practical design is specific.(2) The JEDEC test board JESD51-5 with direct thermal pad attach, 3-inch × 3-inch, 4-layer with 1-oz internal power and ground planes and2-oz top and bottom trace layers (preliminary data based on modeling)

MIN NOM MAX UNIT

Supply voltage range 7 12 17 VOperating junction temperature range – 55 125 ° C

Product Folder Link(s): UCC28230 UCC28231

ELECTRICAL CHARACTERISTICS

(1)

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

= 12V, 1- µF capacitor from V

and VREF to GND, T

= T

= – 55 ° C to 125 ° C, RT = 49.9 k Ωconnected to 4.4V supply toset Fsw = 100 kHz (unless otherwise noted).

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

Supply Currents

DD(off)

Startup current V

= 5.2 V 150 200 µA

Operating supply current 1.5 2.5 mA

Under Voltage Lockout

Start threshold 5.9 6.3 6.9

Minimum operating voltage after start 5.3 5.7 6.2 V

Hysteresis 0.55 0.6 0.75

Soft Start (SS PIN, Figure 41 ,Figure 44 )

Charge current V

= 0 V – 30 – 25 – 20 µA

SS_STD

Shutdown/restart/reset threshold 0.3 0.55 0.68

SS_FP

Soft-start first pulse threshold 0.68 0.85 1.1

SS_PU

Pull up threshold 3.3 3.5 3.8

SS_CL

Clamp voltage 4.3 4.5 4.8

Off-Time Programming (Figure 33 )

OFF5

Off time between O1_D and O2_D UCC28230 32 40 50

OFF3

Off time between O1_D and O2_D UCC28231 30 40 53OS = 8.45 k Ω, CS = 0.3 V, OST = 1 VT

Dead time between O1_D, O1_DIN and O2_D, O2_DIN 10 16

ΔT

OFF

Off time matching 2

nsT

OFFR5

Off time between O1_D and O2_D UCC28230 32 40 50

OFFR3

Off time between O1_D and O2_D UCC28231 30 40 53OS = 8.45 k Ω, CS = 0 V, OST = VREFT

DTREF

Dead time between O1_D, O1_DIN and O2_D, O2_DIN 10 16

ΔT

OFFR

Off time matching 2

HYST

Hysteresis current source 10 µA

OS = 8.45 k Ω, OST = 1 V, CS = CS

– 0.03T

OFFMAX

Maximum off time at low CS 165 235 nsV

Switching Frequency at O1_D and O2_D Outputs

SWNOM

Nominal frequency V

= 4 V 92 100 108

kHzF

SWMAX

Maximum frequency V

= 1.8 V 425 550 675

VREF Output Voltage

REF5

UCC28230 4.925 5 5.0750≤IR ≤10 mA; V

= from 7 V to 17 V,VREF total output range V– 55 ° C ≤T

≤125 ° CV

REF3

UCC28231 3.25 3.3 3.35

SCC

Short circuit current VREF = 0 V – 35 – 25 – 12 mA

(1) Typical values for T

= 25 ° C

Product Folder Link(s): UCC28230 UCC28231

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)V

= 12V, 1- µF capacitor from V

and VREF to GND, T

= T

= – 55 ° C to 125 ° C, RT = 49.9 k Ωconnected to 4.4V supply toset Fsw = 100 kHz (unless otherwise noted).

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

Current Sense, Cycle-by-Cycle Current Limit With Hiccup, Short Circuit Protection With Latch Off

CS_LIM

CS pin cycle-by-cycle threshold 0.48 0.5 0.515 V

Input pulse at CS from 0.3 V to 0.6 V withT

CS to O1_D and O2_D propagation delay 1000.03 V/ns slew rate

nsInput pulse at CS from 0.3 V to 0.6 V withT

Leading edge blanking time by internal filter 500.03 V/ns slew rate

Discharge current to set cycle-by-cycle current limit durationI

CS = 0.6 V, V

= 4 V 15 20 25 µA(Figure 41 )

Hiccup OFF time threshold 3.1 3.4 3.7 V

Discharge current to set Hiccup Mode OFF TimeI

HCC

1.9 2.5 3.1 µA(Figure 41 ,Figure 44 )

CS_SC

CS pin short circuit protection threshold (Figure 44 ) 0.65 0.7 0.75 V

Outputs O1_D, O2_D, O1_DIN, O2_DIN

Sink/Source peak current

(2)

0.2 A

Rise time C

LOAD

= 100 pF 12 25

nsFall time C

LOAD

= 100 pF 10 25

RSRC Output source resistance I

OUT

= 20 mA 10 20 35

ΩRSINK Output sink resistance I

OUT

= 20 mA 5 15 30

Pins 7 and 9 pulses matching at F

= 100Duty cycle matching 35 nskHz

Thermal Shutdown

Rising threshold

(3)

150 160 170

Falling threshold

(3)

130 140 150 ° C

Hysteresis 20

(2) Output sink/source peak current value, defined by equation I

= 100 pF × dV/dt where dV/dt is taken from the output rise and fallswitching waveforms. It is not tested in production. Characterization is available upon request.(3) Thermal shutdown is not tested in production. Characterization is available upon request

Product Folder Link(s): UCC28230 UCC28231

FUNCTIONAL BLOCK DIAGRAMS

GND

O1_D

VREF

VDD

5V/3.3V

LDO

UVLO

Comp.

6.3V rise

5.7V fall

VDD

Vin

Thermal

Shutdown

R2 O2_DIN

O2_D

O1_DIN

Soft Start &

Hiccup Current

Limit Circuit

Logic

Block

VDD

Reference

Generator

Short Circuit

Shutdown

Oscillator &

Start Up

Frequency

Control

Off Time

Control

Circuit

Cycle-by-

Cycle Current

Limit

CLK

OST

GND

O1_D

VREF

VDD

5V/3.3V

LDO

UVLO

Comp.

6.3V rise

5.7V fall

VDD

Vin

Thermal

Shutdown

R2 O2_DIN

O2_D

O1_DIN

Soft Start &

Hiccup Current

Limit Circuit

Logic

Block

VDD

Reference

Generator

Short Circuit

Shutdown

Oscillator &

Start Up

Frequency

Control

Off Time

Control

Circuit

Cycle-by-

Cycle Current

Limit

CLK

OST

AGND

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

Figure 3. SON-12 Package

Figure 4. TSSOP-14 Package

Product Folder Link(s): UCC28230 UCC28231

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

TERMINAL FUNCTIONS

TERMINAL

I/O FUNCTIONDFN-12 TSSOP-14

NAMEPIN# PIN#

± 1.5% accurate 5 V for UCC28230 and 3.3 V for UCC28231, 10-mA output reference voltage withshort circuit protection that can be used for fixed switching frequency setting and/or for1 1 VREF O

housekeeping microcontroller. Place decoupling capacitor in 1 µF to 2.2 µF range from this pin toGND.

Off time control threshold pin uses a resistor divider to set current level as percentage of current2 2 OST I

limit threshold.

Nominal off time T

OFF

and dead time T

set pin. An external resistor connected between this pin3 3 OS I

and GND sets the dead time and nominal off time.4 NC Not connected pin, TSSOP-14 only.Oscillator timing input pin. The external resistor which is connected between this pin and V

sets4 5 RT I the oscillator frequency which varies with V

. Tying the external resistor to VREF sets fixedfrequency operation independent of V

.Input to adjustable soft-start,and hiccup mode circuit. Place soft-start capacitor from this pin to5 6 SS I/O GND. The internal charge/discharge current I

and an external capacitor value set the soft-starttiming, duration of cycle-by-cycle current limit and controller turn-off time for hiccup mode operation.6 7 CS I Current sensing pin used for cycle-by-cycle current limit, short circuit protection and off time control.8 AGND Analog ground, TSSOP-14 only.7 9 GND Ground pin connected to thermal pad. All signals are referenced to this node.8 10 O2_DIN O 0.2-A sink/source switching output pin to an external driver providing 1-D pulse.9 11 O2_D O 0.2-A sink/source switching output pin to an external driver providing D pulse.10 12 O1_DIN O 0.2-A sink/source switching output pin to an external driver providing 1-D pulse.11 13 O1_D O 0.2-A sink/source switching output pin to an external driver providing D pulse.Connect this pin to a 7-V to 17-V bias supply. Place a high quality at least 1- µF ceramic bypass12 14 VDD I

capacitor from this pin to GND.

Product Folder Link(s): UCC28230 UCC28231

TYPICAL CHARACTERISTICS

Operating Supply Current IDD

over Temperature at FSW=100kHz

1.40

1.45

1.50

1.55

1.60

-55 -35 -15 5 25 45 65 85 105 125

TJ-temperature, °C

IDD, mA

Start-up Current IDDoff

over Temperature at VDD=5.2V

135

140

145

150

155

160

165

-55 -35 -15 5 25 45 65 85 105 125

TJ-temperature, °C

IDD off,, µA

Under Voltage Lockout Thresholds

over Temperature

5.3

5.5

5.7

5.9

6.1

6.3

6.5

6.7

-55 -35 -15 5 25 45 65 85 105 125

TJ-temperature, °C

UVLO Thresholds, V

Rising threshold

Falling threshold

Under Voltage Lockout Hysteresis

over Temperature

0.62

0.64

0.66

0.68

0.70

-55 -35 -15 5 25 45 65 85 105 125

TJ-temperature, °C

UVLO Hysteresis, V

Soft Start Shutdown VSS_STD and First Pulse VSS_FP

Thresholds over Temperature

0.30

0.40

0.50

0.60

0.70

0.80

0.90

1.00

-55 -35 -15 5 25 45 65 85 105 125

TJ-tempe rature, °C

VSS_STD , VSS_FP , V

Soft Start Shutdown

First Pulse Threshold

Soft Start Pull-up VSS_PU and Clamp Voltage VSS_CL

Thresholds over Temperature

3.00

3.50

4.00

4.50

5.00

-55 -35 -15 5 25 45 65 85 105 125

TJ-temperature, °C

VSS_PU , V SS_CL , V

Pull-up Threshold

Clamp Voltage

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

Figure 5. Figure 6.

Figure 7. Figure 8.

Figure 9. Figure 10.

Product Folder Link(s): UCC28230 UCC28231

Soft-Start Charge Current ISS

over Temperature

24.80

24.85

24.90

24.95

25.00

25.05

25.10

25.15

25.20

-55 -35 -15 5 25 45 65 85 105 125

TJ-temperature, °C

Iss, µA

OffTimeMatching ∆T

OFF

overTemperature

1.00

1.50

2.00

2.50

3.00

3.50

4.00

-55 -35 -15 5 25 45 65 85 105 125

TJ-temperature,°C

∆T

OFF ,ns

UCC28230 Off Time TOFF and Dead Time TDT

over Temperature

-55 -35 -15 5 25 45 65 85 105 125

TJ- temperature, °C

TOFF , TDT , ns

Off Time

Dead Time

UCC28231 Off Time TOFF and Dead Time TDT

over Temperature

-55 -35 -15 5 25 45 65 85 105 125

TJ- temperature, °C

TOFF , T

DT, ns

Off Time

Dead Time

Maximum Off Time TOFFMAX at Low VCS

over Temperature

170.00

180.00

190.00

200.00

210.00

220.00

-55 -35 -15 5 25 45 65 85 105 125

TJ- temperature, °C

TOFFMAX , ns

Nominal Switching Frequency FSWNOM

over Temperature

99.00

99.50

100.00

100.50

101.00

-55 -35 -15 5 25 45 65 85 105 125

TJ- temperature, °C

FSWNOM , kHz

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

TYPICAL CHARACTERISTICS (continued)

Figure 11. Figure 12.

Figure 13. Figure 14.

Figure 15. Figure 16.

Product Folder Link(s): UCC28230 UCC28231

Maximum Switching Frequency FSWMAX

over Temperature

500.00

510.00

520.00

530.00

540.00

550.00

-55 -35 -15 5 25 45 65 85 105 125

TJ- temperature, °C

FSWMAX , kHz

Cycle-by-Cycle Current Limit Threshold

over Temperature

0.45

0.47

0.49

0.51

0.53

0.55

-55 -35 -15 5 25 45 65 85 105 125

TJ-temperature, °C

VCS_LIM , V

UCC28230 Reference Voltage at VDD=12V

over Tem perature and Load Current

4. 9 75

4. 9 85

4. 9 95

5. 0 05

5. 0 15

-55 -35 -15 5 25 45 65 85 105 125

TJ- temperature, °C

VREF, V

Iload=10uA

Iload=1mA Iload=10mA

UCC28231 Reference Voltage at VDD=12V

over Tem perature and Load Current

3. 2 75

3. 2 85

3. 2 95

3. 3 05

-55 -35 -15 5 25 45 65 85 105 125

TJ- temperature, °C

VREF, V

Iload=10uA

Iload=1mA Iload=10mA

UCC28230 Reference Voltage at ILOAD=1m A

over Tem perature and Supply Voltage VDD

4.990

4.994

4.998

5.002

5.006

-55 -35 - 15 5 25 45 65 85 105 125

TJ- temperature, °C

VREF, V

Vdd=7V

Vdd=12V Vdd=17V

UCC28231 Reference Voltage at ILOAD=1m A

over Tem perature and Supply Voltage VDD

3. 2 90

3. 2 94

3. 2 98

3. 3 02

3. 3 06

-55 -35 -15 5 25 45 65 85 105 125

TJ- temperature, °C

VREF, V

Vdd=7V

Vdd=12V Vdd=17V

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

TYPICAL CHARACTERISTICS (continued)

Figure 17. Figure 18.

Figure 19. Figure 20.

Figure 21. Figure 22.

Product Folder Link(s): UCC28230 UCC28231

Current Sense Propogation Delay TCS

over Temperature

90.00

95.00

100.00

105.00

110.00

115.00

-55 -35 -15 5 25 45 65 85 105 125

TJ- temperature, °C

TCS , ns

Output Source Resistance RSRC and Sink Resistance

RSINK over Temperature

10.0

15.0

20.0

25.0

30.0

-55 -35 -15 5 25 45 65 85 105 125

TJ- temperature, °C

RSCR , RSINK , O

Source Resistance

Sink Resistance

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

TYPICAL CHARACTERISTICS (continued)

Figure 23. Figure 24.

Figure 25. O1_D and O2_D Duty Cycle Matching at V

= Figure 26. O1_D and O2_D Duty cycle Matching at V

=0.14 V and V

OST

= 1 V 0.0 V and V

OST

= 1 V

Product Folder Link(s): UCC28230 UCC28231

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

TYPICAL CHARACTERISTICS (continued)

Figure 27. Output Waveforms During First Half Switching Cycle at V

= 0.14 V and V

OST

= 1 V

Figure 28. Output Waveforms During Second Half Switching Cycle at V

= 0.14 V and V

OST

= 1 V

Product Folder Link(s): UCC28230 UCC28231

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

TYPICAL CHARACTERISTICS (continued)

Figure 29. Output Waveforms During First Half Switching Cycle at V

= 0 V and V

OST

= 1 V

Figure 30. Output Waveforms During Second Half Switching Cycle at V

= 0 V and V

OST

= 1 V

Product Folder Link(s): UCC28230 UCC28231

DETAILED DESCRIPTION

Start-Up Protection Logic

Internal Oscillator and Converter Switching Frequency

1 2

2500 2 4

+ ´

´ -

SW ( nom )

OFF

FRT . T

(V . )

(1)

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

Before the controller allows the start up, the following conditions must be met:•VDD voltage exceeds rising UVLO threshold 6.3 V typical•The reference voltage 5 V for UCC28230 or 3.3 V for UCC28231 is available•Junction temperature is below the thermal shutdown threshold 130 ° C min•The voltage at soft-start capacitor is not below 0.55 V typical

If all those conditions are met, an internal enable signal EN is generated that initiates the soft start process. Theduty cycle during the soft start is defined by the voltage at the SS pin or by cycle-by-cycle current limit circuitdepending on load conditions.

The oscillator frequency is set by an external resistor at RT pin (see Figure 3 and Figure 4 ). The oscillatorfrequency F

OSC

is twice that of converter switching frequency F

. The oscillator performs the following mainfunctions:

•Generates clock signal CLK to synchronize internal functional blocks•By changing the switching frequency during the start up and cycle-by-cycle current limit, the oscillator limitsthe current ripple at the output inductor allowing the use of small output inductor and start with large outputcapacitor

Oscillator can operate in the following modes:•Fixed volt-second mode of operation when the resistor RT is connected between V

and RT pin. In this modethe switching frequency increases in accordance to an input voltage rise•Fixed switching frequency mode when the resistor RT is connected between VREF and RT pins.

The switching frequency of converter is defined as F

SW(nom)

= 1/T

SW(nom)

(see Figure 33 ). Equation 1 is used tocalculate the nominal switching frequency of the converter and its transformer.

Where RT is in k Ω, V

is in volts, T

OFF

is in ms and F

SW(nom)

is in kHz.

Product Folder Link(s): UCC28230 UCC28231

2 4

2500 -

= ´ IN

SW ( nom )

(V . )

FRT

(2)

100

200

300

400

500

600

700

800

900

1,000

100 300 500 700 900 1100

RT Re sistance (k O)

Switching Frequency (kHz)

Vin=36V

Vin=48V

Vin=60V

100

200

300

400

500

600

700

800

36 40 44 48 52 56 60

Vin Voltage (V)

Switching Frequency (kHz)

RT=200kohm

RT=400kohm RT=1,100kohm

2 4

2500

SW ( nom )

(VREF . )

FRT

= ´

(3)

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

In most applications, T

OFF

is set at about 40~50 ns, which can be neglected compared to the total oscillatorperiod. Therefore Equation 1 can be simplified as:

In this equation RT is in k Ω, V

is in volts and F

SW(nom)

is in kHz.

Figure 31 shows how the nominal switching frequency of converter depends on value of resistor RT, andFigure 32 shows how the switching frequency changes over the input voltage range in case of fixed volt-secondmode of operation. The T

OFF

is set to 40 ns for both figures.

Figure 31. Nominal Switching Frequency of Converter vs Figure 32. Switching Frequency Variation Over the InputResistor RT Voltage for Fixed Volt-Second Mode of Operation

Fixed frequency mode of operation can be achieved by connecting the resistor RT between VREF and RT pins.In such case the switching frequency is defined by the following Equation 3 , where the impact of T

OFF

isneglected as well.

In this equation the RT is in k Ω, VREF is in volts and F

SW(nom)

is in kHz.

Product Folder Link(s): UCC28230 UCC28231

Output Signals

O1_D

O2_D

O2_DIN

O1_DIN

TDT TDT

TDT

TOFF TOFF TOFF TOFF

TCLAMP TCLAMP

TSWNOM

TOUT_D

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

The UCC28230/1 has two push-pull outputs O1_D and O2_D that provide D pulse signals to external drivers.The additional two outputs O1_DIN and O2_DIN provide 1-D output pulses with dead time between D and 1-Dpulses to avoid shoot-through currents. Such combination of outputs allows use of UCC28230/1 either withself-driven synchronous rectifier, or with the control-driven synchronous rectifier in push-pull, half-bridge orfull-bridge configuration.

For the full-bridge self-driven rectifier configuration, outputs O1_D and O2_D control high-side MOSFETs whileoutputs O1_DIN and O2_DIN control low-side MOSFETs thus shorting the primary winding during (1-D)switching cycle. This avoids number of issues related to self-driven rectification such as start up disabling,reverse current during parallel operation, tendency to oscillate during low duty cycles. The applications circuit forthis configuration is shown on Figure 1 and the output signal timing diagrams are shown in Figure 33 .

Figure 33. D and (1-D) Output Pulses Providing Dead Time T

in Each Leg and the Off Time T

OFFBetween Upper FETs That Includes Some Overlapping Time T

CLAMP

In the steady state condition an unregulated bus converter operates at maximum duty cycle thus havingminimum overlapping T

CLAMP

of (1-D) outputs. During start up or cycle-by-cycle current limit, the duty cycle canbe very low, so (1-D) output pulses occupy most of the switching cycle time. This provides zero voltage clampingof the transformer ’ s primary winding. The UCC28230/1 also includes an off-time control feature. This featureallows user to increase off time T

OFF

when the converter output current is below a programmable currentthreshold. This feature reduces switching losses of the synchronous rectifier at light load and it is described indetail in Offtime Control Circuit section.

For the control driven half-bridge topology, the outputs O1_D and O2_D provide control pulses for the high-sideand low-side MOSFETs, while the outputs O1_DIN and O2_DIN can be used to drive the pulse transformersproviding control signals to the secondary-side MOSFET rectifiers as shown in Figure 2 .

In case of full-bridge topology with the control-driven rectifier, the outputs O1_DIN and O2_DIN are used tocontrol primary low-side MOSFETs as well as the secondary-side rectifier MOSFETs.

Product Folder Link(s): UCC28230 UCC28231

Start-Up Frequency Control Circuit

OUT

OUT OFF

T _D

DT _ D T

(4)

Fsw vs Duty Cycle, RT=1M tied to Vin,

Vost=1V, R3(OS)=15k, Toff=53ns, Vcs=0.4V

100

200

300

400

500

600

700

800

900

0 10 20 30 40 50 60 70 80 90 100

Duty Cycle, %

Fsw, kHz

Vin=48V

Vin=36V Vin=72V Vin=48V, RT=287K

FswvsDutyCycle,RT=1MtiedtoVin,

Vost=1V,R3(OS)=15k,Toff=196ns,Vcs=0V

100

200

300

400

500

600

700

800

900

0 10 20 30 40 50 60 70 80 90 100

DutyCycle,%

Fsw,

Vin=48V Vin=36V Vin=72V Vin=48V,RT=287K

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

The start-up frequency control circuit addresses the need for bus converter to start at heavy load with a largeoutput capacitance. In the steady state condition bus converters operate with the minimum off time and as theresult, the output inductor current ripple is low. Therefore the output inductor value is able to be selected very lowto save the size and cost. During over current or soft start condition the duty cycle is controlled by thecycle-by-cycle current limit circuit or by the voltage at soft-start capacitor. In this condition, the duty cycle D forthe output inductor can be anywhere between 0 and 1 causing significant output inductor current ripple thatreaches its maximum at duty cycle D = 0.5. The current limit circuit on primary side limits the peak current, notthe average current. The limiting of peak current with a large ripple causes the fold back characteristic ofconverter output, which prevents the converter from ever reaching its nominal steady state output voltage.

The output inductor duty cycle is a ratio of output pulses T

OUT

_D at pins O1_D and O2_D to the half of switchingcycle T

SW(nom)

, i.e. T

OUT

_D +T

OFF

(see Figure 33 ):

The start-up frequency control circuit changes the switching frequency during the start up or during thecycle-by-cycle current limit to maintain the output inductor current ripple almost constant at any duty cycle D. Thisallows an additional cost and size saving because the output inductor can be selected based on steady statecondition rather than the transient condition, which dictates significantly larger inductance value and size.Examples of switching frequency changes over duty cycle variation for the selected nominal frequencies 100 kHzand 450 kHz are shown in Figure 34 . The plots are given for the nominal off time at 53 ns and 77 ns (rightcolumn) and for no load off time at 196 ns, 209 ns accordingly. It is shown that the impact of nominal off time onswitching frequency is minimal. However the no load off time causes visible frequency reduction especially atmaximum frequency when the duty cycle D is around 0.5.

Switching Frequency Plots vs Duty Cycle for F

SW(nom)

Set at 100 kHz and 450 kHz at Different No Load andNominal T

OFF

Time Sets.

Figure 34. Figure 35.

Product Folder Link(s): UCC28230 UCC28231

Fsw vs Duty Cycle at Lout, RT=1M tied to Vin,

Vost=1V, R3(OS)=30k, Toff=209ns, Vcs=0V

100

200

300

400

500

600

700

800

900

0 10 20 30 40 50 60 70 80 90 100

Duty Cycle, %

Fsw, kHz

Vin=48V

Vin=36V Vin=72V Vin=48V, RT=287K

Fsw vs Duty Cycle, RT=1M tied to Vin,

Vost=1V, R3(OS)=30k, Toff=77ns, Vcs=0.4V

100

200

300

400

500

600

700

800

900

0 10 20 30 40 50 60 70 80 90 100

Duty Cycle, %

Fsw, kHz

Vin=48V

Vin=36V Vin=72V Vin=48V, RT=287K

375@ +

SW ( m ax) SW ( nom )

F F kHz

(5)

0 1 0 9

0 4 0 6

1 0 1 0 4 0 6 0 9

ì< >

» £ £

ï´ ´ - £ < < £

SW ( nom )

SW SW (max)

SW (max)

F D . or D .

F F . D .

F D ( D) . D . or . D .

(6)

4 1

´ ´ -

=´ ´ ´ - ´

TR SW (max) O

V D ( D )

LN F (KL ) I

(7)

L (m a x) L ( ch )

I I£ ´

(8)

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

Figure 36. Figure 37.

To avoid jittering during the fast duty cycle change and reduce sensitivity to noise, the transfer function ofswitching frequency of the converter to the duty cycle has 20-kHz bandwidth well below the switching frequency.The maximum switching frequency F

SW(max)

of converter is given by:

Where T

OFF

affect is neglected as well and the frequency is in kHz. T

OFF

has more affect on switching frequencyF

at very high frequency. One can see how T

OFF

affects FSW(max) in Figure 34 .

The relation between switching frequency F

and duty cycle D in Figure 34 can be best described by:

Knowing the maximum switching frequency F

SW(max)

at D = 0.5 and the ratio of peak output inductor current tothe nominal load current KL = I

L(max)

, allows calculate the output inductor value by using the followingEquation 7 .

In this equation N

is transformer turns ratio from primary winding to the secondary. The selection of KLdepends on the average output inductor current I

L(ch)

that needs to be provided during the start up to charge theoutput capacitor and supply the load. To ensure that the converter starts the following condition needs to be met.

How I

L(ch)

needs to be defined is described in the following section.

Product Folder Link(s): UCC28230 UCC28231

Soft Start

2 85 0 85

m´

T A

C( . V . V )

(9)

0 85

25 m

=SS

DEL

C . V

(10)

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

The soft-start pin SS is multi-function pin used for the following operations:•Soft start with the duty cycle graduate increase from zero to its maximum value of almost 100%•Setting cycle-by-cycle over current hiccup mode conditions•On/off control for the converter•Indicator of severe short circuit condition

The soft-start duration is defined by an external capacitor connected between SS pin and ground and the internalcharge current that has typical value of 25 µA. During soft start, the duty cycle of controller is determined by thevoltage at SS pin. Below the 0.85-V threshold, there are no switching pulses at the outputs. Pulling the soft-startpin externally below or above 0.55-V typical threshold can be used for the on/off control. When the soft-startvoltage is rising from 0.85 V up to 2.85 V and there is no current limit condition, the duty cycle applied to theoutput inductor is increasing accordingly from 0 to 1. The external capacitor C

value can be defined by theEquation 9 :

For example, if the soft-start time T

is selected 10 ms, then the soft-start capacitor C

is equal to 125 nF andthe closest available standard value100 nF can be selected. Notice, that the output pulses do not appear until thevoltage at soft start capacitor reaches 0.85 V. An additional typical soft start delay caused by this can becalculated by the Equation 10 :

For the C

= 100 nF the calculated delay is 3.4 ms.

Product Folder Link(s): UCC28230 UCC28231

4 4

TR IN IN

OUT O(lim)

m SW TR O SW

N V D V D ( D)

I I L F N L F

´ ´ ´ ´ -

= - -

´ ´ ´ ´ ´

(11)

- ´ ´

= - ´

IN OUT PR TR

O OUT SEC

(V I R / N ) D

V I R

(12)

0.1 1 10

0.01

0.1

100

1.103

Cout=100uF

Cout=1000uF

Cout=10000uF

Soft start time, ms

Required primary current, A

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

The Equation 9 and Equation 10 use typical values for calculations. If the output capacitor of the bus converter islarge and the soft-start time is selected relatively short, then the converter should deliver large charge current tothe output capacitor to provide the required soft start time. This current might hit the current limit threshold andthe soft-start time can be longer than expected. Figure 38 provides an estimation of the required average chargecurrent from the converter to charge the output capacitor within predetermined soft-start time. To avoid tripping ofthe current limit comparator, the current limit threshold should be set above the required average charge currentwith the additional current required by the load, half of the output inductor current ripple and the magnetizingcurrent of the transformer. The average output inductor charge current I

OUT

during the cycle-by-cycle current limitcan be described by the following equation:

Here I

O(lim)

is the output current limit and L

is magnetizing inductance. The I

O(lim)

is always less or equal to I

L(max)to avoid saturation of the output inductor. The output voltage V

over output current I

OUT

is as follows

Where R

is the equivalent resistance on primary side and R

SEC

is the equivalent resistance on secondary side.

Figure 38. Estimated Average Primary-Side Charge Current From the Converter Required to Charge theOutput Capacitor of Specified Value Within Required Soft-Start Time

Product Folder Link(s): UCC28230 UCC28231

0 5 10 15 20 25 30 35 40 45 50 55 60 65 70 75 80

100kHz

200kHz

400kHz

Vout Steady State (top)

Cycle-by-cycle current limit

Iout, A

Vout, V

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

Figure 39 shows the output voltage as function of the average load current limited by the cycle-by-cycle currentlimit threshold after substituting (9) into (10). These plots are generated for the following conditions: V

= 48 V,N

= 5, L

= 0.1 µH, L

= 75 µH, I

O(lim)

= 73 A, R

= 25 m Ωand R

SEC

= 4 m Ωat F

= 100 kHz, 200 kHz and400 kHz. This fold back type of behavior limits the start-up capability of unregulated IBC. One can see that at100-kHz switching frequency and 0.5 duty cycle (i.e., V

≈5 V), only about 11.5 A average current is available tocharge the output capacitor while at 400 kHz, the charge current can be as high as 60 A. The plots in Figure 39show the required average charge current reflected to the primary side of the converter with N

= 5:1 fordifferent output capacitor values depending on the selected soft-start time, which do not count extra currentdrawn by the load itself. Therefore the significant output inductor current ripple not only can trip the peak currentmode control current limit circuit to reduce the average output inductor current available to charge the outputcapacitor, but also can cause the hiccup or latch off of the converter to prevent it from starting at all. Increasingthe current limit threshold to allow the normal start up of the converter can cause potential overstress if for somereason the load exceeds its nominal current during the steady state operation.

Without frequency control circuit, the module operates only at 100 kHz. At 100 kHz the secondary charge currentavailable is only 11.5 A, which is only 2.3 A if reflected to the primary side (N

= 5). The 2.3-A current is able tocharge the 10000- µF output capacitor within 10 ms provided that there is no additional load current applied.

Figure 39. Output Voltage at Cycle-by-Cycle Current Limit

Product Folder Link(s): UCC28230 UCC28231

Current Sensing

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

With the frequency control circuit, the start up switching frequency is 400 kHz. At 400-kHz, 60-A charge current isavailable, which is 12 A if reflected to the primary side. Assuming as in previous case 2.3 A portion of this currentis used to charge the 10000- µF output capacitor within 10 ms, the remaining 9.7 A on primary side allows extra48.5-A current to supply the load itself on the secondary side. Figure 40 shows a design example using thestartup frequency control of UCC28230 to start up with 30-A constant load current and 10900- µF outputcapacitor.

Using SS pin and soft-start capacitor to set cycle-by-cycle over-current hiccup mode is described further inCycle-by-Cycle Current Limit section and Short Circuit Protection section.

Figure 40. Start up at 30-A Constant Current Load With C

= 10900 µF

The current sensing pin CS is used for the following functional blocks:•Cycle-by-cycle current limit•Adjustable off-time control•Short circuit protection

Product Folder Link(s): UCC28230 UCC28231

Cycle-by-Cycle Current Limit and Short Circuit Protection

( )

25 1 5 m= - ´ - +

I D A

(13)

Soft-Start

Normal

Operation

Cycle-by-

CycleIlim.

Off Timebeforerestart Soft-

Restart

SSpin,

Volts

Ids=(-25x(1-D)+5)μA

Ihcc=-2.5μA

OutputPulses, D

25μA

FastPullUp

1kΩSwitch

SSClampVoltage 4.5

Outp. Enbl. Thresh. 0.85

SSShDn. Thresh. 0.55

PullUp Thresh. 3.5

Dmax Thresh. 2.85

(forreference) Iss=25μA

( )

4 5 3 5

20 m

´ -

=SS

CL( on )

C . V . V

(14)

( )

3 5 0 55

2 5 m

´ -

=SS

CL( off )

C . V . V

T. A

(15)

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

The cycle-by-cycle current limit provides peak current limit on primary side when the load current exceeds itspredetermined threshold. For peak current mode control, certain leading edge blanking time is needed to preventthe controller from false tripping due to switching noise. In order to save external RC filter for the blanking time,an internal 50-ns filter at CS input is provided. With the 50-ns delay from the input of the current sensecomparator to the outputs, the total propagation delay T

from CS pin to outputs is about 100 ns. An externalRC filter is still needed if the power stage requires more blanking time. The 0.5-V ± 3% cycle-by-cycle current limitthreshold is optimized for efficient current transformer based sensing. The duration when a converter operates atcycle-by-cycle current limit depends on the value of soft-start capacitor and how severe is the over currentcondition. The soft-start capacitor value also determines the so called hiccup mode off-time duration. These areachieved by the internal discharge current I

(Equation 13 ) and I

HCC

(see Figure 41 ) at SS pin.

When the output inductor duty cycle D at cycle-by-cycle current limit is above 80%, the converter operates as thecurrent source and does not enter into hiccup mode at all. This allows parallel operation of converters usingdroop current sharing technique. At more severe over current condition, the duty cycle D becomes lower and Idsbecomes large enough to initiate hiccup mode with periodical restart. The behaviour of the converter at differentmodes and related soft-start capacitor charge/discharge currents are shown in Figure 41 .

Figure 41. Timing Diagram of Soft-Start Voltage V

at Different Modes of Operation Defined by VoltageThresholds and Related Soft-Start Capacitor Charge/Discharge Currents

The largest discharge current is at the duty cycle close to zero as 20 µA. This current sets the shortest operationtime during the cycle-by-cycle current limit which is defined as:

Thus, if the soft-start capacitor CSS = 100 nF is selected, then the T

CL(on)

time will be 5 ms.

To calculate the hiccup off time T

CL(off)

before the restart, Equation 15 needs to be used:

Product Folder Link(s): UCC28230 UCC28231

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

With the same soft-start capacitor value 100 nF, the off time before the restart is going to be 118 ms. Notice, thatif the over current condition happens before the soft-start capacitor voltage reaches the 3.5-V threshold duringstart up, the controller limits the current but the soft-start capacitor continues to be charged. As soon as the 3.5-Vthreshold is reached, the soft-start voltage is quickly pulled up to the 4.5-V threshold by an internal 1-k ΩR

DS(on)switch and the cycle-by-cycle current limit duration timing starts by discharging the soft-start capacitor.Depending on specific design requirements, the user can override default parameters by applying externalcharge or discharge currents to the soft-start capacitor. Figure 42 shows the operation of a full-bridge system atcycle-by-cycle current limit. The waveforms include drain-source voltages of synchronous rectifiers and voltage atCS pin. The whole cycle-by-cycle current limit and hiccup operation is shown in Figure 43 . In this example thecycle-by-cycle current limit lasts about 25 ms followed by 150 ms of off time.

Figure 42. Cycle-by-Cycle Current Limit

Figure 43. Hiccup Mode with Cycle-by-Cycle Current Limit at I

OUT

= 60 A

Product Folder Link(s): UCC28230 UCC28231

Soft-

Start

Thesecondcurrentlimitthreshold0.7V

ishitatCSpinindicatingshortcircuit

Off Timebeforerestart

Soft-

Restart

SSpin,

Volts

4.5

Iss=25µA

Ihcc= -2.5µA

SSClampVoltage

OutputPulses, D

FastPullUpby

1kΩSwitch

Outp. Enbl. Thresh. 0.85

SSShDn. Thresh. 0.55

( )

4 5 0 55

2 5 m

´ -

=SS

CL( off )

C . V . V

T. A

(16)

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

In the event of a severe short circuit condition, the current sense voltage will exceed the short circuit thresholdset at 0.7 V min. At this point the controller shuts down the converter with propagation time 100 ns and pulls thesoft start pin up to the 4.5-V threshold. (see Figure 44 ).

Figure 44. Timing Diagram for the Soft-Start Capacitor Voltage V

During Short Circuit Protection

At this condition the soft-start voltage is forcibly pulled up even if the soft-start charge is not completed. Afterthat, the soft-start capacitor is discharged by 2.5- µA current until its voltage reaches the 0.55 V in order toresume the soft-start cycle again. The duration of off time before the restart is defined by Equation 16 :

With the same soft-start capacitor value 100 nF, the off time before the restart is going to be about 158 ms.Similar to the over current condition, the hiccup mode with the restart can be override by user if a pull-up resistoris connected between the SS and VREF pins. If the pull-up current provided by the resistor exceeds 2.5 µA, thenthe controller remains in the latch-off mode. In this case, an external soft-start capacitor value should becalculated with the additional pull-up current taken into account. The latch-off mode can be reset externally if thesoft-start capacitor forcibly discharged below 0.55 V or the V

voltage is lowered below the UVLO threshold.

Product Folder Link(s): UCC28230 UCC28231

Off-Time Control Circuit

Off TimeControl Threshold

(SetbyresisterdividerR1/R2from

PinVREFtopinOST andtoGND)

0 Iout

TOFF

TCLAMP

TDT

TCLAMP

Ensures

nocross

conductionat

lightload

Provides

minimumdiode

conductionover

widerangeof

loadconditions

TDT Hysteresis=IHYST xR1xR2/(R1+R2)

TOFFMAX atlightload=5x TOFF with Off TimeControl

Thresholdsetto20%ofIMAX

TOFF≈2.5×TDT atheavyload

(setbyresisterR3from

pinOStoGND)

´ ´

= ´ ´

CS CT ( pr ) PT (sec)

CS OUT

PT ( pr ) CT (sec)

R W W

V I W W

(17)

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

The off time control circuit provides optimal off time between O1_D and O2_D outputs depending on the loadcurrent condition. The UCC28230/1 implements the off time control approach based on step function withhysteresis (see Figure 45 ).

Off-time control is an important feature to address an optimal operation of self-driven synchronous rectifier overthe whole load current range. In self-driven rectifier applications, the turn-on and off time of the synchronousFETs is defined by the current of output inductor and its polarity. Some additional energy is also provided fromthe magnetizing inductance of a power transformer but it may not be sufficient for the fast switching. Therefore,at light load the off-time should be longer than at full load to allow previously conducting rectifier MOSFET to becompletely turned off before the next switching half-cycle. This ensures the rectifier MOSFET having enoughtime to turn off before the primary-side MOSFET forces it to turn off. The turn off of the rectifier MOSFET, whilestill conducting, results in a current surge followed by a significant voltage spike which lowers the efficiency andreliability of converter.

Figure 45. The Off Time Change as Function of Load Current

Usually there is no direct access to the load current of bus converters, so the primary current sensing is used toreplicate load current changes (see Figure 45 ). The largest part of the primary current is the load current onsecondary side of power transformer reflected into the primary side in accordance to transformer ’ s turn ratio. Theprimary current includes not only the reflected load current, but also magnetizing current. However, for the mostpractical applications the accuracy of solution with magnetizing current included is sufficient because in thisapplication the magnetizing current is only small percentage of overall current. With this assumption, the voltageat pin CS can be defined as:

Product Folder Link(s): UCC28230 UCC28231

UCC28230 Off Time TOFF and Dead Time TDvs ROS

100

0 5 10 15 20 25 30 35

ROS (kΩ)

TOFF and T

D(ns)

Off Time

Dead Time

UCC28230 Off Time TOFF and Dead Time TDvs ROS

100

150

200

250

300

350

0 15 30 45 60 75 90 105 120 135 150

ROS (kΩ)

TOFF and T

D(ns)

Off Time

Dead Time

UCC28231 Off Time TOFF and Dead Time TDvs ROS

100

150

200

250

300

0 20 40 60 80 100 120 140 160 180 200

ROS (kΩ)

TOFF and T

D(ns)

Off Time

Dead Time

UCC28231 Off Time TOFF and Dead Time TDvs ROS

100

0 5 10 15 20 25 30 35 40 45 50 55 60

ROS (kΩ)

TOFF and T

D(ns)

Off Time

Dead Time

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

Where I

OUT

is the output inductor current, R

is the current sense resistor, W

PT(pr)

and W

PT(sec)

are the primaryand secondary number of turns of power transformer windings and the W

CT(pr)

and W

CT(sec)

are the primary andsecondary number of turns of current transformer windings.

UCC28230/1 uses OS pin and OST pin to program the nominal off time T

OFF

and the output current thresholdwhere the off time steps up to the new value T

OFF(max)

. The dead time T

and nominal off time T

OFF

are set byresistor R3 between OS pin and GND (Figure 3 ,Figure 4 and Figure 50 ). Figure 46 shows how to choose R3resistance to achieve the dead time Td and nominal off time T

OFF

for both UCC28230 and UCC28231. Forexample, if a 40ns nominal T

OFF

is needed, the resistor value should be 8.45k Ω, and Td is about 17ns forUCC28230 and 15ns for UCC28231. 15 k ΩR3 at OS pin sets T

OFF

to 50 ns and T

to 23 ns for UCC28230, withT

OFF

as 47 ns and T

as 19 ns for UCC28231. Based on Figure 46 , one can tell that T

OFF

is about 2.2 to 2.64times of T

for UCC28230, and 2.25 to 2.75 times of T

for UCC28231.

Figure 25 through Figure 30 from Typical Waveforms show the output switching waveforms including rise and falltime and off time T

OFF1

, T

OFF2

for each half switching cycle and dead time T

, T

and T

for each halfswitching cycle.

Off time and dead time selection based on the resistor R3 value.

Figure 46. Figure 47.

Figure 48. Figure 49.

Product Folder Link(s): UCC28230 UCC28231

1 2

= ´ +

VOST VREF R R

(18)

VREF

R 1

R 2

TOFF set

circuit

OST

R 3

5VforUCC28230,

3.3VforUCC28231

To Logic Block

Iprim

X10

filtering

IHYST = 10µ A

RCS

Cycle-by-Cycle

CurrentLimit

1 2

= ´ +

hyst hyst

R R

V I R R

(19)

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

The next step is to set the output current threshold below that the off time changes to its maximum value. Thisthreshold is defined as:

The increase of off time at light load condition is provided by the increasing of overlapping time T

CLAMP

ofO1_DIN and O2_DIN outputs (see Figure 33 ). This ensures the faster turning off of the rectifier MOSFETs whenthe primary winding is clamped. The dead time between the switching of primary MOSFETs in each leg remainsthe same over the load current, which is still proportional to nominal off time as shown in Figure 46 .

Figure 50. The Off-Time Control Circuit Using Comparator With Hysteresis

Selecting optimal hysteresis is important to avoid oscillation. UCC28230/31 provides the flexibility ofprogramming the hysteresis with internal 10- µA current I

HYST

and the values of external resistors R1 and R2 (seeFigure 50 ). Equation 19 shows how to choose the hysteresis.

In some cases, the disabling of off-time control circuit is needed, which can be done by simply connecting OSTpin to GND or to VREF. Connecting OST pin to the VREF is characterized in the electrical table and is thepreferable way to maintain fixed off time set by resistor R3.

The load dependent dead time will cause a slight change in output duty cycle at the programmed transition pointfrom light load to heavy load and vice-versa. This slight change in duty cycle corresponds to a slight change inoutput voltage.

Product Folder Link(s): UCC28230 UCC28231

APPLICATION INFORMATION

DESIGN EXAMPLE

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

Two design examples are provided to show how to design an intermediate bus converter with UCC28230/1.Design Example 1 provides a concise step-by-step design. Its design specifications, schematics and test resultsare illustrated on efficiency, power dissipation and output voltage regulation. Design Example 2 is to show anindustry standard quarter brick module design with 12-layer boards and embedded magnetic parts. Its designspecifications, schematics, and test results are provided.

Figure 51. Design Example of IBC Using UCC28230 Controller Device

Product Folder Link(s): UCC28230 UCC28231

Design Goals

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

This example illustrates the design process and component selection for an intermediate bus converter usingUCC28230. The target design is a 300-W full bridge converter with narrowed input voltage range in a close toquarter brick form factor with open-loop control for the telecom applications in intermediate bus architecture. Itsspecifications are shown in Table 1 .

Table 1. 300W IBC Specifications

PARAMETER MIN TYP MAX UNIT

Input voltage V

43 48 53 V

Output voltage V

OUT

9.6Output power P

OUT

300 WOutput load current I

OUT

30 ALoad capacitance C

OUT

10,000 µFSwitching frequency F

125 kHzOver power limit P

LIMIT

150%Efficiency at full load η(V

= 48 V) 96%Isolation 1500 VTurns-ratio N

PRI

: N

SEC

5:1

Product Folder Link(s): UCC28230 UCC28231

Recommended PCB Device Layout

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

The device programming components should be placed as close as possible to the device. The power groundshould be separated from the signal ground and connected only at one point at device pin 8 and 9 for TSSOPpackage. For SON package there is only one ground pin available, pin 7. In this case, pin 7 is used to replacethe connection of pin 8 and pin 9 of TSSOP. The following takes TSSOP as the example. For SON, a similararrangement on the layout should be made. Capacitors for bias decoupling (C5), reference voltage decoupling(C6), and soft start (C9), should be placed right across the signal ground and pins 14, 1 and 6, respectively. Allprogramming resistors, R2, R3, R5, and R7 should be placed next to the device pins they should be connectedto minimize their EMI noise reception. See Figure 52 for a recommended component layout and placement. PCBdesign considerations of other circuit part are discussed later in the relevant part design.

Figure 52.

Figure 53.

Product Folder Link(s): UCC28230 UCC28231

Programming the UCC28230

2 5 2 4

7 1 2500 52 52 3

125

- -

= = ´ = ´ = W Þ W

(VREF K ) ( . )

R RT K k . k

(20)

325 25 0 27 0 33

4 5 2 85 0 85

mm m

´´

= = = = Þ

- -

T K A

C C . F . F

(K K ) ( . V . V )

(21)

5 13 15= W Þ WR k k

(22)

2=-

OST

R (VREF V )

(23)

3 1

æ ö

= ´ +

ç ÷

è ø

hyst OST

RI VREF V

(24)

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

Switching frequency: R7 Equation 3

Soft-start time: C9

Considering power on with maximum 10,000- µF load capacitors, soft-start time may need be adjusted and ifsoft-start time is determined as 25 ms, then based on Equation 9

Multilayer ceramic capacitor (X7R or X5R) should be used.

Dead time set-up resistor, R5

Assuming T

= 20 ns, based on Figure 46

Off-time adjustment threshold and hysteresis resistors: R2 and R3

OFF

is set up at 10% of rated load, V

OST

= 0.5V, with hysteresis V

HYST

= 100 mV. Based on Equation 18 andEquation 19 , k Ω

Solution to the above two equations yields R2 = 99.9 k Ω, and R3 = 11.1 k Ω.

decoupling capacitor: C5 High quality low ESR and low ESL such as multilayer ceramic capacitor (X7R orX5R) with a value between 0.1 to 1.0 µF should be used.

VREF decoupling and stability capacitor: C6

High quality low ESR and low ESL such as multilayer ceramic capacitor (X7R or X5R) with a value between 1.0to 2.2 µF should be used .

Product Folder Link(s): UCC28230 UCC28231

Current Sensing

450 10 5 20 12 6

= = = Þ

LIMIT

P ( rms )

IN (min)

I . (with % m arg in ) . A

(25)

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

Power stage design shows primary DC current maximum value is determined

If pick up a current transformer with turns ratio of 100:1, R4 is determined as 5.11 Ωwith current sense thresholdat 150% of rated power.

Current sensing plays a critical role to achieve several features of UCC28230 including over current protectionand off time adjustment. Usually the sensing element cannot be placed next to the device. In such a case, it isstrongly recommended to route the PCB with Kelvin connection from the current sensing output device (R4) tothe IC (Pin 7) as shown in Figure 54 . A small RC filter (R8 and C10) is required to attenuate possible highfrequency noise. A small capacitor, C8, can also be added to get further filtering effect while usually it is notneeded.

Figure 54.

Product Folder Link(s): UCC28230 UCC28231

Power Stage

450 0 5 7 7

43 0 96

= ´ = ´ =

LIMIT

D( rms )

IN (min)

I . A

V .

(26)

450 0 5 5 52 3

a= ´ ´ = ´ ´ =

LIMIT

D( rms ) t

IN(min)

I N . . A

(27)

2 2 21 2

= ´ = ´ =

IN (max)

V . V

(28)

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

Transformer:

The design goal shows a 300-W transformer with turns ratio 5:1. To make the design close to the telecom typicalapplications, planar magnetic core is used with windings using PCB traces.

Primary MOSFETs

In steady state, the primary MOSFET's duty cycle is about 50%. At minimum input voltage 43 V, maximum450-W power, and 96% efficiency, their current rating can be determined as

α= duty cycle of MOSFETS

Their voltage rating is determined as 53 V. After considering 20% margin, current and voltage rating should be 9A and 80 V, respectively.

Primary MOSFET drivers

The UCC28230 of 0.2-A MOSFET driving capability requires external MOSFET drivers. One good option is touse UCC27200 for U1 and U3. Gate resistors (1.0 Ω) of R16-19 are suggested to add in and attenuate possibleparasitic ringing. UCC27200 is designed for half bridge application with 2-A driving capability. Each UCC27200should have its own VDD high quality decoupling and driving energy capacitor (typical value 1.0 µF) of low ESRand low ESL. Its boost strap capacitor value of 0.1 µF can be selected.

Secondary MOSFETs

In steady state, the secondary MOSFETs have their duty about 50%. At minimum input voltage 43 V, maximum450-W power, transformer turns ratio 5:1, their current rating can be determined as:

Their voltage rating can be determined as:

After considering potential parasitic ringing, 40-V MOSFETs may be used.

Product Folder Link(s): UCC28230 UCC28231

Output Inductor

10 5 1 0 5 53 106

2 2 5 500 10 25

´ - ´ ´ - ´

= = =

´ ´ ´ ´ ´ ´ ´

sw pk pk

D ( D ) V . ( . )

L nH

n f I

(29)

Test Results

90.00%

91.00%

92.00%

93.00%

94.00%

95.00%

96.00%

97.00%

5 10 15 20 25 30 35

Load Current A

Efficiency

43Vin

48Vin

53Vin

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

The output inductor value is determined by the start-up condition with supposed maximum peak-to-peak ripplecurrent. The ripple current is a function of input voltage, duty cycle, switching frequency and transformer turnsratio. At start, a highest ripple should occur at about 0.5 duty cycle and maximum input voltage when theswitching frequency should be designed in accordance with the top flat area shown in Figure 34 . A typical ripplecurrent can be initially taken around 90% of the maximum output current from steady state operation.

The inductor value is then determined to be 100 nH.

Figure 55. Efficiency

Product Folder Link(s): UCC28230 UCC28231

0.000

1.000

2.000

3.000

4.000

5.000

6.000

7.000

8.000

9.000

10.000

11.000

12.000

13.000

14.000

15.000

0.00 5.00 10.00 15.00 20.00 25.00 30.00 35.00

Load Current A

Power Loss W

43V

48V

53V

8.000

8.500

9.000

9.500

10.000

10.500

11.000

0 5 10 15 20 25 30 35

Load Current A

Output Voltage V

43Vin

48Vin

53Vin

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

Figure 56. . Power Dissipation

Figure 57. Load regulation

Product Folder Link(s): UCC28230 UCC28231

Design Example 2

11V

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

Figure 58.

Product Folder Link(s): UCC28230 UCC28231

Test Results

UCC28230 IBC Efficiency

4.5 9 13.5 18 22.5 27 31.5 36 40.5 45

Load Current A

Efficiency %

36.0V

48.0V

60.0V

UCC28230

UCC28231

www.ti.com

................................................................................................................................................... SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008

This design consists of a 350 watt 6:1 bus converter in an industry standard quarter brick package, utilizing theUCC28230 PWM Bus Controller, UCC27201 High Voltage High-Side Low-Side Drivers and a 12-layer PCB withembedded magnetic parts. This design features low profile construction representative of typical isolated dc-to-dcconstruction in a quarter brick form factor. Typical efficiency above 97% is achieved with this design. By usingthe UCC28230 PWM Bus Controller allows optimum duty cycle control for both light load and full load. Theunique feature of sampling the primary transformer current and controlling the dead time provides reduced noload/ light load power dissipation by increasing the dead time to minimize output synchronous rectifier crossconduction, yet reducing the dead time at higher output loads to achieve maximum power transfer to the load. Aswith all self driven synchronous rectifiers, transformer design is critical. Minimal leakage inductance to reduceringing on the MOSFETs and minimize or eliminate snubbers along with optimum coupling of the outputsecondary winding with the gate drive winding for precise timing of the turn on and off of the synchronousrectifiers. This is required to reduce the amount of conduction of the internal intrinsic diode of the MOSFETs.

350-W IBC Specifications

PARAMETER MIN TYP MAX UNIT

Input voltage V

36 48 60 V

Output voltage V

OUT

8.0Output power P

OUT

350 WOutput load current I

OUT

45 ALoad capacitance C

OUT

10,000 µFSwitching frequency F

165 kHzOver power limit P

LIMIT

150%Efficiency at full load η(V

= 48V) 96%Isolation 1500 VTurns-ratio N

PRI

: N

SEC

6:1

Figure 59. Efficiency

Product Folder Link(s): UCC28230 UCC28231

UCC28230 REFERENCE Power Dissipation

0.0

2.0

4.0

6.0

8.0

10.0

12.0

14.0

16.0

18.0

20.0

0 5 10 15 20 25 30 35 40 45

Iout()-Amps

Pd - Watts

36.0V

48.0V

60.0V

UCC28230 REFERENCE Load Regulation

0.000

2.000

4.000

6.000

8.000

10.000

12.000

0 5 10 15 20 25 30 35 40 45

Iout()-Amps

Vout - V

36.0V

48.0V

60.0V

UCC28230

UCC28231

SLUS814A – FEBRUARY 2008 – REVISED JUNE 2008 ...................................................................................................................................................

www.ti.com

Figure 60. Power Dissipation

Figure 61. Load Regulation

Product Folder Link(s): UCC28230 UCC28231

PACKAGING INFORMATION

Orderable Device Status (1) Package

Type Package

Drawing Pins Package

Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)

UCC28230DRNR ACTIVE USON DRN 12 3000 Green (RoHS &

no Sb/Br) CU NIPDAU Level-1-260C-UNLIM

UCC28230DRNRG4 ACTIVE USON DRN 12 3000 Green (RoHS &

no Sb/Br) CU NIPDAU Level-1-260C-UNLIM

UCC28230DRNT ACTIVE USON DRN 12 250 Green (RoHS &

no Sb/Br) CU NIPDAU Level-1-260C-UNLIM

UCC28230DRNTG4 ACTIVE USON DRN 12 250 Green (RoHS &

no Sb/Br) CU NIPDAU Level-1-260C-UNLIM

UCC28230PW ACTIVE TSSOP PW 14 90 Green (RoHS &

no Sb/Br) CU NIPDAU Level-1-260C-UNLIM

UCC28230PWG4 ACTIVE TSSOP PW 14 90 Green (RoHS &

no Sb/Br) CU NIPDAU Level-1-260C-UNLIM

UCC28230PWR ACTIVE TSSOP PW 14 2000 Green (RoHS &

no Sb/Br) CU NIPDAU Level-1-260C-UNLIM

UCC28230PWRG4 ACTIVE TSSOP PW 14 2000 Green (RoHS &

no Sb/Br) CU NIPDAU Level-1-260C-UNLIM

UCC28231DRNR ACTIVE USON DRN 12 3000 Green (RoHS &

no Sb/Br) CU NIPDAU Level-1-260C-UNLIM

UCC28231DRNRG4 ACTIVE USON DRN 12 3000 Green (RoHS &

no Sb/Br) CU NIPDAU Level-1-260C-UNLIM

UCC28231DRNT ACTIVE USON DRN 12 250 Green (RoHS &

no Sb/Br) CU NIPDAU Level-1-260C-UNLIM

UCC28231DRNTG4 ACTIVE USON DRN 12 250 Green (RoHS &

no Sb/Br) CU NIPDAU Level-1-260C-UNLIM

UCC28231PW ACTIVE TSSOP PW 14 90 Green (RoHS &

no Sb/Br) CU NIPDAU Level-1-260C-UNLIM

UCC28231PWG4 ACTIVE TSSOP PW 14 90 Green (RoHS &

no Sb/Br) CU NIPDAU Level-1-260C-UNLIM

UCC28231PWR ACTIVE TSSOP PW 14 2000 Green (RoHS &

no Sb/Br) CU NIPDAU Level-1-260C-UNLIM

UCC28231PWRG4 ACTIVE TSSOP PW 14 2000 Green (RoHS &

no Sb/Br) CU NIPDAU Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check

http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements

for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered

at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and

package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS

compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame

retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

PACKAGE OPTION ADDENDUM

www.ti.com 8-Dec-2009

Addendum-Page 1

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder

temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is

provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the

accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take

reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on

incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited

information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI

to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 8-Dec-2009

Addendum-Page 2

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device Package

Type Package

Drawing Pins SPQ Reel

Diameter

(mm)

Reel

Width

W1 (mm)

(mm) B0

(mm) K0

(mm) P1

(mm) W

(mm) Pin1

Quadrant

UCC28230DRNR USON DRN 12 3000 330.0 12.4 2.3 3.3 0.85 4.0 12.0 Q1

UCC28230DRNT USON DRN 12 250 330.0 12.4 2.3 3.3 0.85 4.0 12.0 Q1

UCC28231DRNR USON DRN 12 3000 330.0 12.4 2.3 3.3 0.85 4.0 12.0 Q1

UCC28231DRNT USON DRN 12 250 330.0 12.4 2.3 3.3 0.85 4.0 12.0 Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Dec-2009

Pack Materials-Page 1

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)

UCC28230DRNR USON DRN 12 3000 340.5 338.1 20.6

UCC28230DRNT USON DRN 12 250 340.5 338.1 20.6

UCC28231DRNR USON DRN 12 3000 340.5 338.1 20.6

UCC28231DRNT USON DRN 12 250 340.5 338.1 20.6

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Dec-2009

Pack Materials-Page 2

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,

and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should

obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are

sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard

warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where

mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and

applications using TI components. To minimize the risks associated with customer products and applications, customers should provide

adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,

or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information

published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a

warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual

property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied

by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive

business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional

restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all

express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not

responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably

be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing

such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and

acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products

and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be

provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in

such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are

specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military

specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at

the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are

designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated

products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications

Audio www.ti.com/audio Communications and Telecom www.ti.com/communications

Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers

Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps

DLP® Products www.dlp.com Energy and Lighting www.ti.com/energy

DSP dsp.ti.com Industrial www.ti.com/industrial

Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical

Interface interface.ti.com Security www.ti.com/security

Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Power Mgmt power.ti.com Transportation and www.ti.com/automotive

Automotive

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com Wireless www.ti.com/wireless-apps

RF/IF and ZigBee® Solutions www.ti.com/lprfTI E2E Community Home Page e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265