1
2
3
4
56
7
8
9
10
VFB
VCC
OUT1
VIN
COMP
OUT2
GND
CS
RT
SS
LM5030
www.ti.com
SNVS215C APRIL 2003REVISED MARCH 2013
LM5030 100V Push-Pull Current Mode PWM Controller
Check for Samples: LM5030
1FEATURES APPLICATIONS
2 Internal High Voltage Start-up Regulator Telecommunication Power Converters
Single Resistor Oscillator Setting Industrial Power Converters
Synchronizable +42V Automotive Systems
Error Amplifier DESCRIPTION
Precision Reference The LM5030 High Voltage PWM controller contains
Adjustable Softstart all of the features needed to implement Push-Pull and
Dual Mode Over-Current Protection Bridge topologies, using current-mode control in a
small 10 pin package. This device provides two
Slope Compensation alternating gate driver outputs. The LM5030 includes
Direct Optocoupler Interface a high-voltage start-up regulator that operates over a
1.5A Peak Gate Drivers wide input range of 14V to 100V. Additional features
include: error amplifier, precision reference, dual
Thermal Shutdown mode current limit, slope compensation, softstart,
sync capability and thermal shutdown. This high
PACKAGES speed IC has total propagation delays less than
VSSOP-10 100ns and a 1MHz capable single resistor adjustable
oscillator.
Thermally Enhanced WSON-10 (4mm x 4mm).
Connection Diagram
Figure 1. Top View
10-Lead VSSOP, WSON
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 2003–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
LOGIC
OSC
VIN VCC
CS 0.5V
0.625V
LOGIC
OUT1
OUT2
GND
7.7V SERIES
REGULATOR
GENERATOR
REFERENCE
SLOPECOMP RAMP
GENERATOR
DRIVER
DRIVER
PWM
Rt / SYNC
45PA
0
CLK
SS
VCC
VCC
SHUTDOWN
COMPARATOR
ENABLE
ENABLE
2k
5V
1.25V
ERROR AMP
SOFT START 10PA
0.45V
VFB
5k
5V
1.4V
100k
50k
COMP
1.25V
SS
+
-
+
-
+
-
+
-
CLK
CLR
SET
JQ
K Q
CLR
SET
SQ
R Q
LM5030
SNVS215C APRIL 2003REVISED MARCH 2013
www.ti.com
Block Diagram
Figure 2.
2Submit Documentation Feedback Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: LM5030
LM5030
www.ti.com
SNVS215C APRIL 2003REVISED MARCH 2013
PIN DESCRIPTION
Pin Name Pin Description Application Information
Number
VIN 1 Source Input Voltage Input to start-up regulator. Input range 14 to 100 Volts.
VFB 2 Inverting input to the error amplifier The non-inverting input is internally connected to a 1.25 Volt reference.
COMP 3 Output to the error amplifier There is an internal 5K resistor pull-up on this pin. The error amplifier
provides an active sink.
Vcc 4 Output from the internal high voltage If an auxiliary winding raises the voltage on this pin above the
series pass regulator. The regulation regulation setpoint the internal series pass regulator will shutdown,
setpoint is 7.7 Volts. reducing the IC power dissipation.
OUT1 5 Output of the PWM controller Alternating PWM output gate driver.
OUT2 6 Output of the PWM controller Alternating PWM output gate driver.
GND 7 Return Ground
CS 8 Current sense input Current sense input for current mode control and current limit sensing.
Using separate dedicated comparators, if CS exceeds 0.5 Volt the
outputs will go into Cycle by Cycle current limit. If CS exceeds 0.625V
the outputs will be disabled and a softstart commenced.
RT 9 Oscillator timing resistor pin and An external resistor sets the oscillator frequency. This pin will also
synchronization input. accept synchronization pulses from an external oscillator.
SS 10 Dual purpose Softstart and Shutdown A 10µA current source and an external capacitor set the softstart timing
pin length. The controller will enter a low power state if the SS pin is pulled
below the typical shutdown threshold of 0.45V.
WSON SUB Die Substrtae The exposed die attach pad on the WSON package should be
DAP connected to a PCB thermal pad at ground potential. For additional
information on using TI's No Pull Back WSON package, please refer to
WSON Application Note AN-1187.
Copyright © 2003–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LM5030
LM5030
SNVS215C APRIL 2003REVISED MARCH 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings(1)(2)
VIN to GND (Survival) -0.3V to 100V
VCC to GND (Survival) -0.3V to 16V
RT to GND (Survival) -0.3V to 5.5V
All other pins to GND (Survival) -0.3V to 7V
Power Dissipation Internally Limited
ESD Rating(3) Human Body Model 2kV
Machine Model 200V
Lead Temperature
(Soldering 4 seconds) 260°C
Storage Temperature Range -55°C to +150°C
Junction Temperature 150°C
(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which
operation of the device is intended to be functional. For specifications and test conditions, see the Electrical Characteristics.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and
specifications.
(3) The human body model is a 100pF capacitor discharged through a 1.5kresistor into each pin. The machine model is a 200pF
capacitor discharged directly into each pin. The machine model ESD rating for pin 5 and pin 6 is 150V.
Operating Ratings
Junction Temperature -40°C to +105°C
VIN 14V to 90V
Electrical Characteristics
Specifications in standard type face are for TJ= +25°C and those in boldface type apply over the full operating junction
temperature range. Unless otherwise specified: VIN = 48V, VCC = 10V, and RT = 26.7K
Symbol Parameter Conditions Min(1) Typ(2) Max(1) Units
Startup Regulator
VCCReg VCC Regulation open ckt 7.4 7.7 8.0 V
VCC Current Limit See 10 17 mA
I-VIN Startup Regulator Leakage VIN = 90V 150 500 µA
(external Vcc Supply)
IIN Shutdown Current SS = 0V, VCC = open 250 350 µA
VCC Supply
VCC undervoltage Lockout Voltage VccReg VccReg - V
- 300mV 100mV
Undervoltage Hysteresis 1.2 1.6 2.1 V
ICC Supply Current Cload = 0 2 3mA
(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using
Statistical Quality Control (SQC) methods. The limits are used to calculate TI's Average Outgoing Quality Level (AOQL).
(2) Typical numbers represent the most likely parametric norm for 25°C operation.
4Submit Documentation Feedback Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: LM5030
LM5030
www.ti.com
SNVS215C APRIL 2003REVISED MARCH 2013
Electrical Characteristics (continued)
Specifications in standard type face are for TJ= +25°C and those in boldface type apply over the full operating junction
temperature range. Unless otherwise specified: VIN = 48V, VCC = 10V, and RT = 26.7K
Symbol Parameter Conditions Min(1) Typ(2) Max(1) Units
Error Amplifier
GBW Gain Bandwidth 4 MHz
DC Gain 75 dB
Input Voltage VFB = COMP 1.220 1.245 1.270 V
COMP Sink Capability VFB = 1.5V COMP= 1V 513 mA
Current Limit
CS1 Cycle by Cycle CS Threshold 0.45 0.5 0.55 V
Voltage
CS2 Restart CS Threshold Voltage Resets SS capacitor; auto 0.575 0.625 0.675 V
restart
ILIM Delay to Output CS step from 0 to 0.6V 30 ns
Time to onset of OUT
Transition (90%)
Cload = 0
CS Sink Current (clocked) CS = 0.3V 36 mA
Soft Start/Shutdown
Softstart Current Source 710 13 µA
Softstart to COMP Offset 0.25 0.5 0.75 V
Shutdown Threshold 0.2 0.45 0.7 V
Oscillator
Frequency1 (RT = 26.7K) 175 200 225 kHz
Frequency2 (RT = 8.2K) 510 600 690 kHz
Sync threshold 3.2 3.8 V
PWM Comparator
Delay to Output COMP set to 2V CS 30 ns
stepped 0 to 0.4V, Time to
onset of OUT transition low
Max Duty Cycle Inferred from deadtime 47.5 49 50 %
Min Duty Cycle COMP=0V 0%
COMP to PWM Comparator Gain 0.34
COMP Open Circuit Voltage VFB = 0V 4.3 5.2 6.1 V
COMP Short Circuit Current VFB = 0V, COMP=0V 0.6 1.1 1.5 mA
Slope Compensation
Slope Comp Amplitude Delta increase at PWM 80 105 130 mV
Comparator to CS
Output Section
Deadtime Cload = 0, 10% to 10% 85 135 185 ns
Output High Saturation Iout = 50mA, VCC - VOUT 0.25 0.75 V
Output Low Saturation IOUT = 100mA 0.25 0.75 V
Rise Time Cload = 1nF 16 ns
Fall Time Cload = 1nF 16 ns
Thermal Shutdown
Tsd Thermal Shutdown Temp. 165 °C
Thermal Shutdown Hysteresis 15 °C
Copyright © 2003–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: LM5030
-50 0 50 100 150
TEMPERATURE (oC)
OSCILLATOR FREQUENCY (kHz)
199.0
199.5
200.0
200.5
201.0
201.5
202.0
202.5
203.0
100
1000
RT (K:)
OSCILLATOR FREQUENCY (kHz)
1 10 100
0 2 4 6 8 10 12 14 16
VIN (V)
0
2
4
6
8
10
12
14
16
VCC (V)
0 2 4 6 8 10 12 14 16 18 20
0
1
2
3
4
5
6
7
8
9
10
VCC (V)
ICC (mA)
LM5030
SNVS215C APRIL 2003REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics
Unless otherwise specified: TJ= 25°C.
VCC vs VIN VCC vs ICC (VIN = 48V)
Figure 3. Figure 4.
Oscillator Frequency vs Temperature
Oscillator Frequency vs RT RT = 26.7k
Figure 5. Figure 6.
6Submit Documentation Feedback Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: LM5030
DEADTIME (ns)
130
135
140
145
150
155
160
TEMPERATURE (oC)
-50 050 100 150
ISS (PA)
TEMPERATURE (oC)
-50 050 100 150
9.7
9.8
9.9
10.0
10.1
10.2
10.3
10.4
10.5
10.6
10.7
LM5030
www.ti.com
SNVS215C APRIL 2003REVISED MARCH 2013
Typical Performance Characteristics (continued)
Unless otherwise specified: TJ= 25°C.
Soft Start Current vs Temperature Deadtime vs Temperature
Figure 7. Figure 8.
Feedback Amplifier Gainphase
Figure 9.
Copyright © 2003–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: LM5030
LM5030
SNVS215C APRIL 2003REVISED MARCH 2013
www.ti.com
DETAILED OPERATING DESCRIPTION
The LM5030 High Voltage PWM controller contains all of the features needed to implement Push-Pull and Bridge
topologies, using current-mode control in a small 10 pin package. Features included are, startup regulator, dual
mode current limit, dual alternating gate drivers, thermal shutdown, softstart and slope compensation. This high
speed IC has total propagation delays <100nS. The Functional Block Diagram of the LM5030 is shown in
Figure 2.
The LM5030 is designed for Current-Mode Control converters which require alternating outputs, such as Push-
Pull and Half/Full Bridge topologies. The features included in the LM5030 enable all of the advantages of
Current-Mode Control, line feed-forward, cycle by cycle current limit and simplified loop compensation. The
oscillator ramp is internally buffered and added to the PWM comparator input to provide slope compensation
necessary for current mode control at higher duty cycles.
High Voltage Start-Up Regulator
The LM5030 contains an internal high voltage startup regulator. The input pin (Vin) can be connected directly to
line voltages as high as 100V. The regulator output is internally current limited to 10mA. Upon power up, the
regulator is enabled and sources current into an external capacitor connected to the VCC pin. The recommended
capacitance range for the VCC regulator is 0.1µF to 50µF. When the voltage on the VCC pin reaches the
regulation point of 7.7V, the controller outputs are enabled. The outputs will remain enabled unless, VCC falls
below 6.1V or if the SS/SHUTDOWN pin is pulled to ground or an over temperature condition occurs. In typical
applications, an auxiliary transformer winding is diode connected to the VCC pin. This winding raises the VCC
voltage greater than 8V, effectively shutting off the internal startup regulator and saving power while reducing the
controller dissipation. The external VCC capacitor must be sized such that the self-bias will maintain a VCC voltage
greater than 6.1V during the initial start-up. During a fault mode when the converter self bias winding is inactive,
external current draw on the VCC line should be limited as to not exceed the maximum power dissipation of the
controller. An external start-up or other bias rail can be used instead of the internal start-up regulator by
connecting the VCC and the Vin pins and feeding the external bias voltage (8 - 15V) to that node.
Error Amplifier
An internal high gain error amplifier is provided within the LM5030. The amplifier's non-inverting reference is tied
to 1.25V. In non-isolated applications the power converter output is connected to the VFB pin via the voltage
setting resistors and loop compensation is connected between the COMP and VFB pins.
For most isolated applications the error amplifier function is implemented on the secondary side ground. Since
the internal error amplifier is configured as an open drain output it can be disabled by connecting VFB to ground.
The internal 5K pull-up resistor, connected between the 5V reference and COMP, can be used as the pull-up for
an optocoupler or other isolation device.
PWM Comparator
The PWM comparator compares the compensated current ramp signal to the loop error voltage from the internal
error amplifier (COMP pin). This comparator is optimized for speed in order to achieve minimum discernable duty
cycles. The comparator polarity is such that zero Volts on the COMP pin will cause a zero duty cycle.
Current Limit/ Current Sense
The LM5030 contains two levels of over-current protection. If the voltage on the current sense comparator
exceeds 0.5 Volts the present cycle is terminated (cycle by cycle current limit). If the voltage on the current sense
comparator exceeds 0.625 Volts, the controller will terminate the present cycle and discharge the softstart
capacitor. A small RC filter, located near the controller, is recommended for the CS pin. An internal MOSFET
discharges the current sense filter capacitor at the conclusion of every cycle, to improve dynamic performance.
8Submit Documentation Feedback Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: LM5030
RT = (1/F) - 172 x 10-9
182 x 10-12
LM5030
www.ti.com
SNVS215C APRIL 2003REVISED MARCH 2013
The LM5030 CS and PWM comparators are very fast, and as such will respond to short duration noise pulses.
Layout considerations are critical for the current sense filter and sense resistor. The capacitor associated with the
CS filter must be placed very close to the device and connected directly to the pins of the IC (CS and RTN). Also
if a current sense transformer is used, both leads of the transformer secondary should be routed to the sense
resistor, which should also be located close to the IC. If a current sense resistor located in the drive transistor
sources is used, for current sense, a low inductance resistor should be chosen. In this case all of the noise
sensitive low power grounds should be commoned together around the IC and then a single connection should
be made to the power ground (sense resistor ground point).
The second level threshold is intended to protect the power converter by initiating a low duty cycle hiccup mode
when abnormally high, fast rising currents occur. During excessive loading, the first level threshold will always be
reached and the output characteristic of the converter will be that of a current source but this sustained current
level can cause excessive temperatures in the power train especially the output rectifiers. If the second level
threshold is reached, the softstart capacitor will be fully discharged, a retry will commence following the
discharge detection. The second level threshold will only be reached when a high dV/dt is present at the current
sense pin. The signal must be fast enough to reach the second level threshold before the first threshold detector
turns off the driver. This can usually happen for a saturated power inductor or shorted load. Excessive filtering on
the CS pin, extremely low value current sense resistor or an inductor that does not saturate with excessive
loading may prevent the second level threshold from ever being reached.
Oscillator, Shutdown and Sync Capability
The LM5030 oscillator is set by a single external resistor connected between the RT pin and return. To set a
desired oscillator frequency the necessary RT resistor can be calculated as:
(1)
Each output switches at half the oscillator frequency in a Push-Pull configuration. The LM5030 can also be
synchronized to an external clock. The external clock must be of higher frequency than the free running
frequency set by the RT resistor. The clock signal should be capacitively coupled into the RT pin with a 100pF
capacitor. A peak voltage level greater than 3 Volts with respect to ground is required for detection of the sync
pulse. The sync pulse width should be set in the 15 to 150nS range by the external components. The RT resistor
is always required, whether the oscillator is free running or externally synchronized. The voltage at the RT pin is
internally regulated to a nominal 2 Volts.
The RT resistor should be located very close to the device and connected directly to the pins of the IC (RT and
GND).
Slope Compensation
The PWM comparator compares the current sense signal to the voltage derived from the COMP pin. The COMP
voltage is set by either the internal error amplifier or an external error amplifier through an optocoupler. At duty
cycles greater than 50% (composite of alternating outputs) current mode control circuits are prone to
subharmonic oscillation. By adding an additional ramp signal to the current sense ramp signal this condition can
be avoided. The LM5030 integrates this slope compensation by buffering the internal oscillator ramp and
summing it internally to the current sense (CS) signal. Additional slope compensation may be added by
increasing the source impedance of the current sense signal.
Soft Start/ Shutdown
The softstart feature allows the converter to gradually reach the initial steady state operating point, thus reducing
start-up stresses and surges. An internal 10uA current source and an external capacitor generate a ramping
voltage signal which limits the error amplifier output during start-up. In the event of a second level current limit
fault, the softstart capacitor will be fully discharged which disables the output drivers. When the fault condition is
no longer present, the softstart capacitor is released to ramp and gradually restart the converter. The SS pin can
also be used to disable the controller. If the SS pin voltage is pulled down below 0.45V (nominal) the controller
will disable the outputs and enter a low power state.
Copyright © 2003–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: LM5030
LM5030
SNVS215C APRIL 2003REVISED MARCH 2013
www.ti.com
OUT1, OUT2 and Time Delay
The LM5030 provides two alternating outputs, OUT1 and OUT2. The internal gate drivers can each sink 1.5A
peak each. The maximum duty cycle for each output is inherently limited to less than 50%. The typical deadtime
between the falling edge of one gate driver output and the rising edge of the other gate driver output is 135ns.
Thermal Protection
Internal Thermal Shutdown circuitry is provided to protect the integrated circuit in the event the excessive
junction temperature. When activated, typically at 165 degrees Celsius, the controller is forced into a low power
reset state, disabling the output drivers and the bias regulator. This feature is provided to prevent catastrophic
failures from accidental device overheating.
Typical Application Circuit
Figure 10. Typical Application Circuit, 36V - 75VIN and 3.3V, 10A OUT
10 Submit Documentation Feedback Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: LM5030
LM5030
www.ti.com
SNVS215C APRIL 2003REVISED MARCH 2013
ITEM PART NUMBER DESCRIPTION VALUE
C 1 C0805C472K5RAC Capacitor, CER, KEMET 4700p, 50V
C 2 C0805C103K5RAC Capacitor, CER, KEMET 0.01µ, 50V
C 3 C4532X7S0G686M Capacitor, CER, TDK 68µ, 4V
C 4 T520D337M006AS4350 Capacitor, TANT, KEMET 330µ, 6.3V
C 5 T520D337M006AS4350 Capacitor, TANT, KEMET 330µ, 6.3V
C 6 C4532X7R3A103K Capacitor, CER, TDK 0.01µ, 1000V
C 7 C3216X7R2A104K Capacitor, CER, TDK 0.1µ, 100V
C 8 C4532X7R2A105M Capacitor, CER, TDK 1µ, 100V
C 9 C4532X7R2A105M Capacitor, CER, TDK 1µ, 100V
C 10 C0805C102K1RAC Capacitor, CER, KEMET 1000p, 100V
C 11 C1206C223K5RAC Capacitor, CER, KEMET 0.022µ, 50V
C 12 C3216X7R1E105M Capacitor, CER, TDK 1µ, 25V
C 13 C3216COG2J221J Capacitor, CER, TDK 220p, 630V
C 14 C3216COG2J221J Capacitor, CER, TDK 220p, 630V
C 15 C1206C104K5RAC Capacitor, CER, KEMET 0.1µ, 50V
C 16 C0805C101J1GAC Capacitor, CER, KEMET 100p, 100V
C 17 C0805C101J1GAC Capacitor, CER, KEMET 100p, 100V
C 18 C3216X7R1H334K Capacitor, CER, TDK 0.33µ, 50µ
D 1 MBRB3030CTL Diode, Schottky, ON
D 2 CMPD2838-NSA Diode, Signal, Central
D 3 CMPD2838-NSA Diode, Signal, Central
D 4 CMPD2838-NSA Diode, Signal, Central
D 5 CMPD2838-NSA Diode, Signal, Central
L 1 MSS6132-103 Input Choke, Coilcraft 10µH, 1.5A
L 2 A9785-B Output Choke, Coilcraft H
R 1 CRCW12061R00F Resistor 1
R 2 CRCW12064990F Resistor 499
R 3 CRCW2512101J Resistor 100, 1W
R 4 CRCW2512101J Resistor 100, 1W
R 5 CRCW12064022F Resistor 40.2K
R 6 CRCW120610R0F Resistor 10
R 7 CRCW120610R0F Resistor 10
R 8 CRCW12061002F Resistor 10K
R 9 CRCW120623R7F Resistor 23.7
R 10 CRCW12062002F Resistor 20K
R 11 CRCW120610R0F Resistor 10
R 12 CRCW12063010F Resistor 301
R 13 CRCW120610R0F Resistor 10
R 14 CRCW12061001F Resistor 1K
TX 1 A9784-B POWER XFR, COILCRAFT
TX 2 P8208T CURRENT XFR, Pulse 100:1
U1 1 LM5030 REGULATOR, TI
U2 2 MOCD207M OPTO-COUPLER, QT OPTOELECTRONICS
U3 3 LM3411AM5-3.3 REFERENCE, TI
651-1727010 DUAL TERMINALS, MOUSER 3 per ASSY
X 1 SUD19N20-90 FET, N, 200V, SILICONIX
X 2 SUD19N20-90 FET, N, 200V, SILICONIX
Copyright © 2003–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: LM5030
LM5030
SNVS215C APRIL 2003REVISED MARCH 2013
www.ti.com
REVISION HISTORY
Changes from Revision B (March 2013) to Revision C Page
Changed layout of National Data Sheet to TI format .......................................................................................................... 11
12 Submit Documentation Feedback Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: LM5030
PACKAGE OPTION ADDENDUM
www.ti.com 1-Nov-2013
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead/Ball Finish
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
LM5030MM NRND VSSOP DGS 10 1000 TBD Call TI Call TI -40 to 125 S73B
LM5030MM/NOPB ACTIVE VSSOP DGS 10 1000 Green (RoHS
& no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 S73B
LM5030MMX/NOPB ACTIVE VSSOP DGS 10 3500 Green (RoHS
& no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 S73B
LM5030SD/NOPB ACTIVE WSON DPR 10 1000 Green (RoHS
& no Sb/Br) SN Level-1-260C-UNLIM -40 to 125 5030SD
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
PACKAGE OPTION ADDENDUM
www.ti.com 1-Nov-2013
Addendum-Page 2
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
LM5030MM VSSOP DGS 10 1000 178.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
LM5030MM/NOPB VSSOP DGS 10 1000 178.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
LM5030MMX/NOPB VSSOP DGS 10 3500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
LM5030SD/NOPB WSON DPR 10 1000 178.0 12.4 4.3 4.3 1.3 8.0 12.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 11-Oct-2013
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LM5030MM VSSOP DGS 10 1000 210.0 185.0 35.0
LM5030MM/NOPB VSSOP DGS 10 1000 210.0 185.0 35.0
LM5030MMX/NOPB VSSOP DGS 10 3500 367.0 367.0 35.0
LM5030SD/NOPB WSON DPR 10 1000 210.0 185.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 11-Oct-2013
Pack Materials-Page 2
MECHANICAL DATA
DPR0010A
www.ti.com
SDC10A (Rev A)
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated