April 2001
2001 Fairchild Semiconductor Corporation FDD6630A Rev D(W)
FDD6630A
30V N-Channel PowerTrench MOSFET
General Description
This N-Channel MOSFET has been designed
specifically to improve the overall efficiency of DC/DC
converters using either synchronous or conventional
switching PWM controllers. It has been optimized for
low gate charge, low RDS( ON) and fast switching speed.
Applications
DC/DC converter
Motor drives
Features
21 A, 30 V RDS(ON) = 35 m @ VGS = 10 V
RDS(ON) = 50 m @ VGS = 4.5 V
Low gate charge (5nC typical)
Fast switching
High performance trench technology for extremely
low RDS(ON)
.
G
S
D
TO-252 S
G
D
Absolute Maximum Ratings TA=25oC unless otherwise noted
Symbol Parameter Ratings Units
VDSS Drain-Source Voltage 30 V
VGSS Gate-Source Voltage ±20 V
ID Drain Current Continuous (Note 3) 21 A
Pulsed (Note 1a) 100
Power Dissipation (Note 1) 28
(Note 1a) 3.2
PD
(Note 1b) 1.3
W
TJ, TSTG Operating and Storage Junction Temperature Range 55 to +175 °C
Thermal Characteristics
RθJC Thermal Resistance, Junction-to-Case (Note 1) 4.5 °C/W
RθJA Thermal Resistance, Junction-to-Ambient (Note 1a) 40 °C/W
RθJA Thermal Resistance, Junction-to-Ambient (Note 1b) 96 °C/W
Package Marking and Ordering Information
Device Marking Device Reel Size Tape width Quantity
FDD6630A FDD6630A 13’’ 16mm 2500 units
FDD6630A
FDD6630A Rev. D(W)
)
ON
(
DS
D
R
P
Electrical Characteristics TA = 25°C unless otherwise noted
Symbol Parameter Test Conditions Min Typ Max Units
Drain-Source Avalanche Ratings (Note 2)
WDSS Drain-Source Avalanche Energy Single Pulse, VDD = 15 V 55 mJ
IAR Drain-Source Avalanche Current 7.6 A
Off Characteristics
BVDSS DrainSource Breakdown Voltage VGS = 0 V, ID = 250 µA 30 V
BVDSS
TJ Breakdown Voltage Temperature
Coefficient ID = 250 µA, Referenced to 25°C 23 mV/°C
IDSS Zero Gate Voltage Drain Current VDS = 24 V, VGS = 0 V 1 µA
IGSSF GateBody Leakage, Forward VGS = 20 V, VDS = 0 V 100 nA
IGSSR GateBody Leakage, Reverse VGS = 20 V, VDS = 0 V –100 nA
On Characteristics (Note 2)
VGS(th) Gate Threshold Voltage VDS = VGS, ID = 250 µA 1 1.7 3 V
VGS(th)
TJ Gate Threshold Voltage
Temperature Coefficient ID = 250 µA, Referenced to 25°C
–4 mV/°C
RDS(on) Static DrainSource
OnResistance VGS = 10 V, ID = 7.6 A
VGS = 4.5 V, ID = 6.3 A
VGS = 10 V, ID = 7.6 A, TJ = 125°C
28
40
44
35
50
58
m
ID(on) OnState Drain Current VGS = 10 V, VDS = 5 V 20 A
gFS Forward Transconductance VDS = 5 V, ID = 7.6 A 13 S
Dynamic Characteristics
Ciss Input Capacitance 462 pF
Coss Output Capacitance 113 pF
Crss Reverse Transfer Capacitance
VDS = 15 V, V GS = 0 V,
f = 1.0 MHz
40 pF
Switching Characteristics (Note 2)
td(on) TurnOn Delay Time 5 11 ns
tr TurnOn Rise Time 8 17 ns
td(off) TurnOff Delay Time 17 28 ns
tf TurnOff Fall Time
VDD = 15 V, ID = 1 A,
VGS = 10 V, RGEN = 6
13 24 ns
Qg Total Gate Charge 5 7 nC
Qgs GateSource Charge 2 nC
Qgd GateDrain Charge
VDS = 15 V, ID = 7.6 A,
VGS = 5 V
1.4 nC
DrainSource Diode Characteristics and Maximum Ratings
IS Maximum Continuous DrainSource Diode Forward Current 2.7 A
VSD DrainSource Diode Forward
Voltage VGS = 0 V, IS = 2.7 A (Note 2) 0.8 1.2 V
Notes:
1. RθJA is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of
the drain pins. RθJC is guaranteed by design while RθCA is determined by the user's board design.
a) RθJA = 40°C/W when mounted on a
1in2 pad of 2 oz copper
Scale 1 : 1 on letter size paper
b) RθJA = 96°C/W when mounted
on a minimum pad.
2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%
3. Maximum current is calculated as:
where PD is maximum power dissipation at TC = 25°C and RDS(on) is at TJ(max) and VGS = 10V. Package current limitation is 21A
FDD6630A
FDD6630A Rev. D(W)
Typical Characteristics
0
10
20
30
40
0 1 2 3 4 5
VDS , DRAIN-SOURCE VOLTAGE (V)
ID
, DRAIN CURRENT (A)
4.0V
3.0V
3.5V
4.5V
VGS = 10V
5.0V
6.0V
0.5
1
1.5
2
2.5
3
0 5 10 15 20 25 30
ID, DRAIN CURRENT (A)
RDS(ON)
, NORMALIZED
DRAIN-SOURCE ON-RESISTANCE
VGS = 3.0V
4.0V
3.5V
10V
4.5V
5.0V 6.0V
Figure 1. On-Region Characteristics. Figure 2. On-Resistance Variation with
Drain Current and Gate Voltage.
0.6
0.8
1
1.2
1.4
1.6
1.8
-50 -25 0 25 50 75 100 125 150 175
TJ
, JUNCTION TEMPERATURE (oC)
RDS(ON)
, NORMALIZED
DRAIN-SOURCE ON-RESISTANCE
ID = 7.6A
VGS = 10V
0
0.03
0.06
0.09
0.12
0.15
0.18
2.5 33.5 44.5 5
VGS, GATE TO SOURCE VOLTAGE (V)
RDS(ON)
, ON-RESISTANCE (OHM)
ID = 3.8 A
TA = 125oC
TA = 25oC
Figure 3. On-Resistance Variation with
Temperature. Figure 4. On-Resistance Variation with
Gate-to-Source Voltage.
0
5
10
15
20
25
12345
VGS, GATE TO SOURCE VOLTAGE (V)
ID
, DRAIN CURRENT (A)
TA = -55oC
25oC
125oC
VDS = 5V
0.001
0.01
0.1
1
10
100
00.2 0.4 0.6 0.8 11.2 1.4
VSD , BODY DIODE FORWARD VOLTAGE (V)
IS, REVERSE DRAIN CURRENT (A)
TA = 125oC
25oC
-55oC
VGS = 0V
Figure 5. Transfer Characteristics. Figure 6. Body Diode Forward Voltage Variation
with Source Current and Temperature.
FDD6630A
FDD6630A Rev. D(W)
Typical Characteristics
0
2
4
6
8
10
0 2 4 6 8 10
Qg, GATE CHARGE (nC)
VGS, GATE-SOURCE VOLTAGE (V)
ID = 7.6A VDS = 5V
15V
10V
0
100
200
300
400
500
600
700
0 5 10 15 20 25 30
VDS, DRAIN TO SOURCE VOLTAGE (V)
CAPACITANCE (pF)
CISS
CRSS
COSS
f = 1MHz
VGS = 0 V
Figure 7. Gate Charge Characteristics. Figure 8. Capacitance Characteristics.
0.01
0.1
1
10
100
1000
0.1 1 10 100
VDS, DRAIN-SOURCE VOLTAGE (V)
ID
, DRAIN CURRENT (A)
DC
10s1s
100ms
RDS(ON) LIMIT
VGS = 10V
SINGLE PULSE
RθJA = 96oC/W
TA = 25oC
10ms 1ms
100µµs
0
10
20
30
40
0.1 1 10 100 1000
t1, TIME (sec)
P(pk), PEAK TRANSIENT POWER (W)
SINGLE PULSE
RθJA = 96°C/W
TA = 25°C
Figure 9. Maximum Safe Operating Area. Figure 10. Single Pulse Maximum
Power Dissipation.
0.001
0.01
0.1
1
0.0001 0.001 0.01 0.1 1 10 100 1000
r(t), NORMALIZED EFFECTIVE
TRANSIENT THERMAL RESISTANCE
RθJA(t) = r(t) + RθJA
RθJA = 96 °C/W
TJ - TA = P * RθJA(t)
Duty Cycle, D = t1 / t2
P(pk)
t1t2
SINGLE PULSE
0.01
0.02
0.05
0.1
0.2
D = 0.5
Figure 11. Transient Thermal Response Curve.
Thermal characterization performed using the conditions described in Note 1b.
Transient thermal response will change depending on the circuit board design.
FDD6630A
TRADEMARKS
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is
not intended to be an exhaustive list of all such trademarks.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant into
the body, or (b) support or sustain life, or (c) whose
failure to perform when properly used in accordance
with instructions for use provided in the labeling, can be
reasonably expected to result in significant injury to the
user.
2. A critical component is any component of a life
support device or system whose failure to perform can
be reasonably expected to cause the failure of the life
support device or system, or to affect its safety or
effectiveness.
PRODUCT ST A TUS DEFINITIONS
Definition of Terms
Datasheet Identification Product Status Definition
Advance Information
Preliminary
No Identification Needed
Obsolete
This datasheet contains the design specifications for
product development. Specifications may change in
any manner without notice.
This datasheet contains preliminary data, and
supplementary data will be published at a later date.
Fairchild Semiconductor reserves the right to make
changes at any time without notice in order to improve
design.
This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.
This datasheet contains specifications on a product
that has been discontinued by Fairchild semiconductor.
The datasheet is printed for reference information only.
Formative or
In Design
First Production
Full Production
Not In Production
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER
NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD
DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICA TION OR USE OF ANY PRODUCT
OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PA TENT
RIGHTS, NOR THE RIGHTS OF OTHERS.
OPTOPLANAR™
PACMAN™
POP™
PowerTrench
QFET™
QS™
QT Optoelectronics™
Quiet Series™
SILENT SWITCHER
SMART ST ART™
Stealth™
FAST
FASTr™
FRFET™
GlobalOptoisolator™
GTO™
HiSeC™
ISOPLANAR™
LittleFET™
MicroFET™
MICROWIRE™
OPTOLOGIC™
Rev. H2
ACEx™
Bottomless™
CoolFET™
CROSSVOLT
DenseTrench™
DOME™
EcoSPARK™
E2CMOSTM
EnSignaTM
FACT™
F ACT Quiet Series™
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SyncFET™
TinyLogic™
UHC™
UltraFET
VCX™