Rev. 2.0 May 2014 www.aosmd.com Page 1 of 16
AOZ9250DI
Single-Cell Battery Protection IC with Integrated MOSFET
General Description
The AOZ9250DI is a battery protection IC with
integrated dual common-drain N-channel MOSFET.
The device includes accurate voltage detectors and
delay circuits , and is suitable for protecting single-cell
lithium-ion/lithium-polymer rechargeable battery packs
from overcharge, over-discharge, and over-cur rent
conditions.
The AOZ9250DI is available in a 2mm x 4m m 6-pin DFN
package and is rated over a -40°C to +85°C ambient
temperature range.
Features
Integrated Common-Drain N-Channel MOSFET
23.8m (typ.) source to source on resistance
High-accuracy voltage detection circuit
– Overcharge detection accuracy: 25mV (25°C),
45mV (-10°C to 60°C)
– Overcharge release accuracy: 40mV
– Over-discharge detection accuracy: 100mV
– Over-discharge release accuracy: 100mV
– Discharge over-current detection accuracy: 10mV
– Charge over-current detection accuracy: 15mV
20% accurate internal detection delay times
(external capacitors are unnecessary)
Charger connection pin withstands up to 24V
Wide operating temperature range: -40°C to 85°C
Low current consumption
– 2.8A (typ.), 5.0A (max.) in operation mode at
25°C
Small 2mm x 4mm 6-pin DFN package
Applications
Lithium-ion rechargeable battery packs
Lithium-polymer rechargeable battery
packs
Typical Applications Circuit
C1
0.1µF
R1
330Ω
R2
1kΩ
AOZ9250DI
VSS
NC
VDD
EB-
EB+
OUTM
NC
VM
AOZ9250DI
www.aosmd.com Page 2 of 16
Ordering Information
AOS Green Products use reduced levels of Halogens, and are also RoHS compliant.
Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.
* Please refer to page 9 for calculation of charge and discharge current limit.
Table 1. Delay Time
Pin Configuration
Pin Description
Part Number
Overcharge
Detection
Voltage
(VCU)
Overcharge
Release
Voltage
(VCL)
Over-
discharge
Detection
Voltage
(VDL)
Over-
discharge
Release
Voltage
(VDU1)
Over-
discharge
Release
Voltage
(VDU2)
Discharge
Over-
current
Threshold
(VDIOV)*
Load Short-
circuiting
Detection
Threshold
(VSHORT)
Charge
Over-
current
Threshold
(VCIOV)*
Power
Down
Function
0V Battery
Charge
Function
AOZ9250DI 4.375V 4.175V 2.50V 2.90V 2.51V 0.11V 0.50V -0.10V No Yes
Part Number
Overcharge
Detection
Delay Time
(tCU)
Over-discharge
Detection
Delay Time
(tDL)
Discharge
Over-current
Detection
Delay Time
(tDIOV)
Load Short-
circuiting
Detection
Delay Time
(tSHORT)
Charge
Over-current
Detection
Delay Time
(tCIOV)
AOZ9250DI 1.0s 64ms 8ms 250s8ms
Pin Name Pin
Number Pin Function
NC 2, 5 Pin 2 is for test purposes only. Always leave pin 2 and pin 5 unconne cted.
VSS 1 Ground. VSS is the source of the internal Discharge MOSFET. Connect VSS directly to the cathode
of lithium-ion/lithium polymer battery cell.
VDD 3 Input supply pin. Connect a 0.1F capacitor between VDD and VSS.
VM 4 Over-current/Charger Detection Pin. Connect a 1k resistor between VM and the negative terminal
of the battery pack.
OUTM 6 Output pin. OUTM is the source of the internal Charge MOSFET. Connect OUTM directly to the
negative terminal of the battery pack.
PAD Drain MOSFET Common-Drain Connection. This pad is for test purposes only. Always leave this pad
unconnected.
PAD
1
2
3
VSS
NC
VDD
6
5
4
OUTM
NC
VM
2x4 DFN-6
(Top View)
Rev. 2.0 May 2014
AOZ9250DI
www.aosmd.com Page 3 of 16
Functional Block Diagram
Figure 1. AOZ9250DI Functional Block Diagram
Absolute Maximum Ratings
Exceeding the Absolute Maximum ratings may damage th e device.
Note:
1.The value of RJA is measured with the device mounted on 1-in2 FR-4 board with 2-oz. copper, in a still air environment with
TA = 25°C. The value in any given application depends on the user’s specific board design.
Symbol Parameter Conditions
Ratings @ TA = 25°C, VSS = 0V
UnitMin. Max.
VDD Supply Voltage –0.3 12 V
VM VM Pin Voltage VDD – 28 VDD + 0.3 V
VDSS Drain-Source Voltage 24 V
IDDrain Current(1) RJA = 90°C/W, TA = 25oC6A
TOPR Operating Temperature –40 85 °C
TSTD Storage Temperature –55 125 °C
PDTotal Power Dissipation(1) RJA = 90°C/W, TA = 25o
Discharge
Over-Current
Comp
C1
0.1F
VDD
VDD
RVMD
DO CO
RVMS
R1
330Ω
R2
1kΩ
VSS
VM
OUTM
Over-
Discharge
Comp
Oscillator Counter/
Logic
Charge
Detection
0V Battery
Charge
Function
Single-Cell
Lithium-Ion/
Lithium-Polymer
Battery
EB-
EB+
Over-Charge
Comp
Charge
Over-Current
Comp
Discharge
FET Charge
FET
Short-Circuit
Comp
Battery Protection IC
Dual Common-Drain MOSFET
AOZ9250DI
0.8 W
C
Rev. 2.0 May 2014
AOZ9250DI
www.aosmd.com Page 4 of 16
Electrical Characteristics
TA = 25°C unless otherwise specified.
Control IC
Symbol Parameter Condition Min. Typ. Max. Unit
DETECTION VOLTAGE
VCU Overcharge Detection Voltage TA = 25°C 4.350 4.375 4.400
VTA = -10°C to +60°C* 4.330 4.375 4.420
TA = -40°C to +85°C* 4.375
VCL Overcharge Release Voltage TA = 25°C 4.135 4.175 4.215 V
TA =-40°C to +85°C* 4.175
VDL Over-disc h ar ge De te c tio n Voltage TA = 25°C 2.400 2.500 2.600 V
TA = -40°C to +85°C* 2.500
VDU1 Over-discharge Release Voltage 1 TA = 25°C 2.800 2.900 3.000 V
TA = -40°C to +85°C* 2.900
VDU2 Over-discharge Release Voltage 2
@VCHG = 4.2V, R1 = 330
TA = 25°C 2.410 2.510 2.610 V
TA = -40°C to +85°C* 2.510
VDIOV Discharge Over-current threshold TA = 25°C 0.100 0.110 0.120 V
TA = -40°C to +85°C* 0.110
VSHORT Load Short-circuiting Detection
Voltage TA = 25°C 0.400 0.500 0.600 V
TA = -40°C to +85°C* 0.500
VCIOV Charge Over-current threshold TA = 25°C -0.115 -0.100 -0.085 V
TA = -40°C to +85°C* -0.100
0V BATTERY CHARGE FUNCTION
V0CHA Minimum 0V Battery Cha rge
Starter Battery Voltage TA = 25°C, 0V battery chargin g function
available 1.9
V
TA = -40°C to +85°C*, 0V battery
charging function available 2.4
INPUT VOLTAGE
VDSOP1 Operating Voltage Between
VDD Pin and VSS Pin Internal circuit operating voltage 1.5 6.5 V
VDSOP2 Operating Voltage Between
VDD Pin and VM Pin Internal ci rcuit operating voltage 1.5 28 V
INPUT CURRENT
IOPE Current Consumption During
Operation VDD = 3.4V, VVM = 0V, TA = 25°C 1.0 2.8 5.0
A
VDD = 3.4V, VVM = 0V,
TA = -40°C to +85°C* 0.7 2.8 5.5
IOPED Over-discharge Current
Consumption VDD = VVM = 1.5V, TA = 25°C 3.5
VDD = VVM = 1.5V, TA = 40°C to +85°C* 3.8
INTERNAL RESISTANCE
RVMD Resistance Between VM Pin and
VDD Pin VDD = 1.8V, VVM = 0V, TA = 25°C 100 300 900 k
VDD = 1.8V, VVM = 0V,
TA = -40°C to +85°C* 78 300 1310
*Parameters are guaranteed by design only and not production tested.
Rev. 2.0 May 2014
AOZ9250DI
www.aosmd.com Page 5 of 16
*Parameters are guaranteed by design only and no t production tested.
Integrated MOSFET
*Parameters are guaranteed by design only and no t production tested.
RVMS Resistance Between VM Pin and
VSS Pin VDD = 3.4V, VVM=1.0V, TA = 25°C 10 20 30 k
VDD = 3.4V, VVM= 1.0V,
TA = -40°C to +85°C* 7.2 20
DETECTION DELAY TIME
tCU Overcharge Detection Delay Time TA = 25°C 0.8 1.0 1.2 s
TA = -40°C to +85°C* 0.6 1.0 1.6
tDL Over-discharge Detection Delay
Time TA = 25°C 516477
ms
TA = -40°C to +85°C* 38.4 64 102.4
tDIOV Discharge Over-current Detection
Delay Time TA = 25°C 6.4 8 9.6 ms
TA = -40°C to +85°C* 4.8 8 12.8
tSHORT Load Sho rt-circuiting Detection
Delay Time TA = 25°C 200 250 300 s
TA = -40°C to +85°C* 150 250 400
tCIOV Charge Over-current Detection
Delay Time TA = 25°C 6.4 8 9.6 ms
TA = -40°C to +85°C* 4.8 8 12.8
Symbol Parameter Condition Min. Typ. Max. Unit
BVDS_C Charge Control MOSFET Drain-Source Breakdown VDD = VCU 24 V
ILEAK_C Charge Control MOSFET Leakage VDD = VCU 1A
BVDS_D Discharge Control MOSFET Drain-Source
Breakdown Voltage VDD = VDL 24 V
ILEAK_D Discharge Control MOSFET Leakage Current V DD = VDL 1A
RSS Total Output Resistance (OUTM to VSS)(2)
VDD = 4.5V 19 23.8 29.8 m
VDD = 4.2V 19.3 24.1 30.2 m
VDD = 3.9V 19.8 24.4 30.5 m
VDD = 3.7V 20.1 24.8 31 m
VDD = 3.5V 20.5 25.1 32 m
VDD = 3.3V 21 26.3 32.9 m
VDD = 3.0V 22.1 27.6 34.5 m
VDD = 2.5V 25.8 32.2 41.9 m
Symbol Parameter Condition Min. Typ. Max. Unit
Electrical Characteristics (Continued)
TA = 25°C unless otherwise specified.
Control IC (Continued)
35
Rev. 2.0 May 2014
www.aosmd.com Page 6 of 16
AOZ9250DI
Electrical Characteristics (Continued)
TA = 25°C unless otherwise specified.
Discharge / Charge Overcurrent Characteristics
These parameters are calculated using the Current Limit Calculation; see item 7 in Theory of Operati on section on page 9.
Symbol Parameter Condition Min. Typ. Max. Unit
IDIO Discharge Overcurrent Detection Current
VDD = 4.2V 3.4 4.6 6.2 A
VDD = 3.9V 3.4 4.5 6.1 A
VDD = 3.7V 3.3 4.4 6.0 A
VDD = 3.5V 3.1 4.4 5.9 A
VDD = 3.3V 3.0 4.2 5.7 A
VDD = 3.0V 2.9 4.0 5.4 A
ICIO Charge Overcurrent Detection Current
VDD = 4.2V -2.9 -4.1 -6.0 A
VDD = 3.9V -2.9 -4.1 -5.8 A
VDD = 3.7V -2.8 -4.0 -5.7 A
VDD = 3.5V -2.7 -4.0 -5.6 A
VDD = 3.3V -2.6 -3.8 -5.5 A
VDD = 3.0V -2.5 -3.6 -5.2 A
Rev. 2.0 May 2014
AOZ9250DI
www.aosmd.com Page 7 of 16
Theory of Operation
Please refer to the Timing Diagrams on page 9 for more information.
1. Normal Status
The AOZ9250DI monitors the voltage between the VDD
pin and VSS pin and the voltage difference between the
VM pin and VSS pin to control charging and discharging.
Since the device only draws a few microamperes of
current durin g ope ra tio n an d th e vo ltage drop acr os s the
low-pass filter R1 is negligible, the voltag e between VDD
and VSS is equal to the battery voltage. When the battery
voltage is in the range between over-disch arge detection
voltage (VDL) and overchar ge detection voltage (VCU),
and the VM pin voltage is in the range between the
charge over-current detection voltage (VCIOV) and
discharge over-current detection voltage (VDIOV), the IC
turns both the charging and discharging control FETs on.
In this normal status, charging and discharging can be
carried out freely.
Caution:
Discharging may not be enabled when the battery is
connected for the first time. In this case,
1. Connect the charger or;
2. Set the VM pin’s voltage at the level of the charge
overcurrent detection voltage (VCIOV) or more and
the discharge overcurrent detection voltage (VDIOV)
or less by connecting the charger The IC returns to
the normal status.
2. Overcharge Status
When the battery voltage rises higher than overcharge
detection voltage (VCU) for the overcharge detection
delay time (tCU) or longer in the normal status, the
AOZ9250DI turns off the charging control MOSFET to
stop charging. This condition is the overcharge status.
The resistance (RVMD) between the VM pin a nd VDD pin,
and the resistance (RVMS) between the VM pin and VSS
pin are not connected . The overcharge statu s is released
in the following two cases:
1. In the case that the VM pin voltage is higher than or
equal to charge over-current (VCIOV), and is lower
than the discharge over-current detection voltage
(VDIOV), AOZ9250DI releases the overcharge status
when the battery voltage falls below the overcharge
release voltage (VCL).
2. In the case that the VM pin voltage is higher than or
equal to the di scharge over-cur rent detection volt age
(VDIOV), AOZ9250DI releases the overcharge status
when the battery voltage falls below the overcharge
detection voltage (VCU).
When the discharge is st arted by connecting a load after
the overcharge detection, the VM pin voltage rises more
than the voltage at VSS pin due to the Vf voltage of the
parasitic diode. This is because the discharge cur rent
flows through the pa rasitic diode in the charging control
FET. If this VM pin voltage is higher than or equal to the
discharge over current detection voltage (VDIOV),
AOZ9250DI releases the overch arge status when the
battery voltage falls below the overcharge detection
voltage (VCU).
For the actual application boards, changing the battery
voltage and the charger voltage simultaneously enables
to measure the overcharge release voltage (VCL). In this
case, the charger is always necessary to have the
equivalent voltage level to the battery voltage. The
charger keeps VM pin voltage higher than or equal to the
charge over-current detection voltage (VCIOV) and lower
than or equal to the discharge overcurrent detection
voltage (VDIOV). AOZ9250D I rele a ses the overcharge
status when the battery voltage falls below overcharge
release voltage (VCL).
Cautions:
1. If the battery voltage is charged to a voltage higher
than overcharge detection voltage (VCU) and th e
battery voltage doesn’t fall below ove r cha r ge
detection voltage (VCU) even when heavy load is
connected, discharge overcurren t detection and load
short-circuiting detection do not function until the
battery voltage falls below overcharge dete ction
voltage (VCU). Since an actual battery has an internal
impedance of tens of m, the battery voltage drops
immediately after a heavy load that causes over
current is connected, and discharge overcurrent
detection and load short-circuiting detection function.
2. When a charger is connected afte r overcharge
detection, the overcurrent status is no t released even
if the battery voltage is below overcharge release
voltage (VCL). The overcharge st atus is released
when the VM pin voltage goes over charge
overcurrent detection voltage (VCIOV) by removing
the charger.
Rev. 2.0 May 2014
AOZ9250DI
www.aosmd.com Page 8 of 16
3. Over-discharge Status
(Without Power-down Function)
When the battery voltage falls below overdischarge
detection voltage (VDL) during discharging in the normal
status and the detection continues for the overdischarge
detection delay time (tDL) or longer , AOZ9250DI turns the
control FET off to stop discharging. This condition is
called the overdischarge status. Under the overd ischarge
status, the VM pin voltage is pulled up by the resistor
between the VM pin and VDD pin in the IC (RVMD).
When a battery in the overdischarge status is connected
to a charger and provided that the VM pin voltage is
lower than -0.7V (typ.), AOZ9250DI releases the
overdischarge status and turns the discharging FET on
when the battery vo ltage reac he s overdischarg e
detection voltage (VDL) or higher.
When a battery in the overdischarge status is connected
to a charger and provided that the VM voltage is not
lower than -0.7V (typ.), AOZ9250DI releases
overdischarge status when the battery voltage reaches
overdischarge release voltage (VDU) or higher.
4. Discharge Over-current Status
(Discharge Over-current, Load Short-circuiting)
When a battery is in the normal st atus, and the d ischarge
current beco mes hig h er than spe cif ied valu e an d th e
status last s for the discharge over-current detection delay
time (tDIOV), the IC turns off the discharge control
MOSFET and stops dischargin g. This st atus is called the
discharge over-current status. In the discharge over-
current status, the VM pin and VSS pin are shorted by
the resistor between VM pin and VSS pin (RVMS) in the
IC. When the load is disconnected, the VM pin r eturns to
the VSS potential. When the impedance between the
EBpin and EB-pin (Refer to Figure 1) increases and is
equal to the impedance that enables automatic
restoration and the voltage at the VM pin returns to
discharge over-current detection voltage (VDIOV) or
lower, the discharge over-current status is restore d to the
normal status. Even if the connected impedance is
smaller than automatic restoratio n level, the AOZ9250DI
will be restored to the normal status from discharge
over-current detection status when the voltage at the
VM pin becomes th e disc ha rg e ove r-c ur re n t det ec t io n
voltage (VDIOV) or lower by connecting the charg er.
The resist ance (R VMD) between the VM pin and VDD pin
is not connected in the discharge over-cur rent detection
status.
When a battery is in the normal status, and the discharge
current becomes abnormally hig her (EB+ pin and EB- pin
shorted), and thus the VM pin voltage is equal or higher
than load short-circuiting detection voltage (VSHORT) for
load short-circuiting detection delay time (tSHORT), the IC
turns off the discharge control MOSFET and stops
discharging. This sta tus is the load shorting-circuiting
status. In the load shorting-circuiting status, the VM pin
and VSS pin are shorted by the resistor between VM pin
and VSS pin (RVMS) in the IC. When the short-circuiting
condition is released, the VM pin returns to the VSS
potential. The resist ance (RVMD) between the VM pin and
VDD pin is not connected in the load shorting-circuiting
status.
When the battery voltage falls below overdischarg e
detection voltage (VDL) due to overcurrent, the
AOZ9250DI turns the discharging control FET off via
overcurrent detection. In this case, if the recovery of the
battery voltage is so slow that the battery voltage after
the overdischarge detection delay time is still lower than
the overdischarge detection voltage, AOZ9250DI shif ts to
the overdischarge status.
5. Charge Over-current Status
When a battery in the normal status is in the status, and
the charge current is higher than the specified value and
the status lasts for the charge over-cu rrent detection
delay time (tCIOV), the charge control MOSFET is turned
off and charging is stopped. This status is the charge
over-current status. This IC will be restored to the normal
status from the charge over-current statu s when, the
voltage at the VM pin returns to charge over-current
detection voltage (VCIOV) or higher by removing the
charger . The charge over-current d etection function does
not work in the over-d isch ar g e status. Th e re sistance
(RVMD) between the VM pin and VDD pin, and the
resistance (RVMS) between the VM pin and VSS pin are
not connected in the charge over-current status.
Rev. 2.0 May 2014
AOZ9250DI
www.aosmd.com Page 9 of 16
6. 0V Battery Charging Function “Available”
This function is used to recharge a connected battery
whose voltage is 0V due to self-discharge. When the 0V
battery charge starting charger voltage (V0CHA) or a
higher voltage is applied between the EB and EB-pins
by connecting a charger, the charging control MOSFET
gate is fixed to the VDD pin voltage.
When the voltage between the gate and source of the
charging control MOSFET becomes equal to or higher
than the turn-o n voltage due to the charger voltage, the
charging control MOSFET is turned on to start charging.
At this time, the discharging control MOSFET is off and
the charging current flows through the internal parasitic
diode in the discharging control MOSFET. When the
battery voltage becomes equal to or higher than over-
discharge release voltage (VDU), the AOZ9250DI enters
the normal status.
Cautions:
1. Some battery providers do not recommend charging
for a completely self-disc ha rg e d battery. Plea se as k
the battery provider to determine whether to enable
or inhibit the 0V batter y charg ing fun ctio n .
2. The 0V battery charge function has higher priority
than the charge overcurre nt detection function.
Consequen tly, a produc tio n in whic h us e of th e 0V
battery charging function is enabled charges a
battery forcibly and the charge overcurr ent cannot be
detected when the battery voltage is lower than
overdischarge detection voltage (VDL).
7. Calculation of Current Limit
The charge and discharge current limit is determined by
the charge and discharge over-current thresh old voltages
(VDIOV and VCIOV), and the total r esistance of the internal
MOSFET (RSS). Use the following equations to
determine the ma xim u m an d minim u m cu rr en t limits:
8. Delay Circuit
The detection delay times are determined by dividing a
clock of approximately 8.0kHz by the counter.
Remark:
1. The discharge overcurrent detection delay time
(tDIOV) and the load short-circuiting detection delay
time (tSHORT) st art when the discharge overcurrent
detection volt age ( VDIOV) is detected. Wh en the loa d
short-circuiting detection voltage (VSHORT) is
detected over the load short-cir cuiting detection
delay time (tSHORT) after th e detection of discharge
overcurrent detection voltage (VDIOV), AOZ9250DI
turns the discharging control FET off within tSHORT
from the time of detecting VSHORT.
Figure 2. Del ay Ci rcuit
MINSS
MAXDIOV
MAXDIOV
R
V
I
_
_
_
=;
MAXSS
MINDIOV
MINDIOV
R
V
I
_
_
_
=
MINSS
MAXCIOV
MAXCIOV
R
V
I
_
_
_
=;
MAXSS
MINCIOV
MINCIOV
R
V
I
_
_
_
=
DO
V
DD
V
SS
V
DD
V
short
V
DI0V
V
SS
t
D
0 ≤ t
D
≤ t
SHORT
Load short-circuiting
detection delay time
t
SHORT
VM
Rev. 2.0 May 2014
AOZ9250DI
www.aosmd.com Page 10 of 16
Timing Diagrams
Figure 3. Overcharge and Over-d ischarge Detection Timing Diagram
Battery
Voltage
Charge
Discharge
(1) (2) (3)(1) (1)
Mode
Mode:
1. Normal Mode
2. Overcharge Mode
3. Over-Discharge Mode
Connect
Load
Connect
Charger
Battery
Current
VCU
VCL
VDU
VDL
VM Pin
Voltage
VDD
VDIOV
VSS
VEB-
tCU tDL
Connect
Charger
Rev. 2.0 May 2014
www.aosmd.com Page 11 of 16
AOZ9250DI
Figure 4. Discharging Over-current Detection Timing Diagram
Battery
Voltage
Charge
Discharge
Normal
Load
(1) (4) (1)(4)(1)
Mode
Mode:
1. Normal Mode
4. Discharge Over-current Mode
Overcurrent
Load Short
Circuit Normal
Load
Battery
Current
VCU
VCL
VDU
VDL
VM Pin
Voltage
VDD
Vshort
VSS
VDIOV
tDIOV tSHORT
Rev. 2.0 May 2014
www.aosmd.com Page 12 of 16
AOZ9250DI
Figure 5. Charging Over-current Detection Timing Diagram
Battery
Voltage
Charge
Discharge
Battery
Current
VCU
VCL
VDU
VDL
VM Pin
Voltage
VDD
VSS
VEB-
VCIOV
tCIOV tCIOV
(3) (1) (5) (1) (5)
Mode
Mode:
1. Normal Mode
3. Over-Discharge Mode
5. Charge Over-Current Mode
Connected Charger with
Charge Overcurrent
Connected Charge
r
with Charge
Overcurrent
Rev. 2.0 May 2014
AOZ9250DI
www.aosmd.com Page 13 of 16
Applications Information
Figure 6. AOZ9250DI Ap plications Circuit
A low-pass filter formed by R1 and C1 reduces supp ly
voltage fluctuatio n on the VDD pin. The sup ply curren t of
AOZ9250DI has to flow through R1 , so a small R1 should
be chosen to guarantee detection accuracy of VDD
voltage. If R1 has a high resist an ce, the vo lt age between
VDD pin and VSS pin may exceed the absolute
maximum rating when a char ger is connected in reverse
since the current flows from the charger to the IC.
Choose a resistor value between 100and 1kfor R1.
If a capacitor of less than 0.02 2 F is connected to C1,
DO pin may oscillate when load short-circuiting is
detected. Choose the value of C1 to be 0.022F or
higher. Both R1 and C1 should be placed as close as
possible to AOZ9250DI to minimize parasitic effect.
Small value of R1 and R2 may cause over power
dissipation rating of the control IC, and large value of R2
can reduce the leakage current flows into cell battery in
the event of char ge r re ve rs e con n ec t ion . Ho wev er, an
extremely large value of R2, of course, will cause
inaccuracy of VM pin voltage detection. If R2 has a
resist ance higher than 4k, the charging curr ent may not
be cut when a high-voltage charger is connected.
Recommended R2 value is equal or less than 4k.
Cautions:
1. The above constants may be changed without
notice.
2. It has not been confirmed whether the operation is
normal or not in circuits other than the above
example of connection. In addition, the example of
connection shown above and the constant do not
guarantee proper operation. Perform thorough
evaluation using the actual app lication to set the
constant.
The typical application circuit diagram is just an example.
This circuit performance largely depends on the PCB/
PCM layout and external components. In the actual
application, fully evaluation is necessary. Over-voltage
and over current beyond the absolute maximum rating
should not be forced to the protection IC an d ex ter n al
components.
We are making our continuous effort to improve the
quality and reliability of our products, but semiconductor
products are likely to fail with certain probability. In order
to prevent any injury to persons or damages to property
resulting from such failure, customers should be careful
enough to incorporate safety measures in their design,
such as redundancy feature, fi re-containment feature
and fail-safe feature. We do not assume any liability or
responsibility for any loss or damage arising from misuse
or inappropriate use of the products.
Table 2. External Co mponent Selection Range
C1
0.1µF
R1
330Ω
R2
1kΩ
AOZ9250DI
VSS
NC
VDD
EB-
EB+
OUTM
NC
VM
Designator Purpose Min. Typ. Max.
C1 Reduce supply voltage fluctuation , pr ovide ESD protection,
and limit current whe n a charger is reversely connected 0.022F0.1
F1.0
F
R1 Reduce supply voltage fluctuation 1003301k
R2 Provide ESD protection and limit current when a charger is
reversely connected 3002k4k
Rev. 2.0 May 2014
www.aosmd.com Page 14 of 16
AOZ9250DI
Notes:
1. Dimension in millimeters will be govern.
2. Dimensions are exclusive of mold gate burr.
3. Mold flash from package edge is controlled within 0.10mm.
Symbols
A
A1
b
c
D
D1
D2
E
E1
E2
e
L
L1
Θ
Dimensions in millimeters
Min.
0.60
0.00
0.20
0.10
1.95
1.95
1.30
3.85
3.60
1.82
0.30
0.10
0°
Nom.
0.65
—
0.225
0.15
2.10
2.00
1.35
4.00
3.70
1.87
0.50 BSC
0.40
0.15
—
Max.
0.70
0.05
0.275
0.22
2.20
2.05
1.40
4.15
3.80
192
0.50
0.20
12°
Symbols
A
A1
b
c
D
D1
D2
E
E1
E2
e
L
L1
Θ
Min.
0.024
0.000
0.008
0.004
0.077
0.077
0.051
0.151
0.142
0.072
0.012
0.004
0°
Nom.
0.026
—
0.009
0.006
0.083
0.079
0.053
0.157
0.146
0.074
0.02 BSC
0.016
0.006
—
Max.
0.028
0.002
0.011
0.009
0.087
0.081
0.055
0.163
0.150
0.076
0.020
0.008
12°
Dimensions in inches
UNIT: mm
RECOMMENDED LAND PATTERN
Top View Bottom View
Side Vew
Package Dimensions, 2x4 6L, EP1_P
Rev. 2.0 May 2014
www.aosmd.com Page 15 of 16
AOZ9250DI
Tape and Reel Dimensions, 2x4 6L, EP1_P
Package
DFN 2x4
(12mm)
A0 B0 K0 E E1 E2D0 D1 P0 P1 P2 T
2.40
±0.05 ±0.10
0.90
Min.
1.50 1.55
±0.05 ±0.30
12.00
±0.10
1.75
±0.05
5.50
±0.10
4.00
±0.10
4.00
±0.05
2.00
±0.05
0.25
UNIT: MM
±0.05
4.30
Carrier Tape
Reel
Trailer Tape
300mm min.
Components Tape
Orientation in Pocket
Leader Tape
500mm min.
Leader/Trailer and Orientation
Feeding Direction
R
V
MN
G
S
WNM
ø101.6
ø330.0
±2.00
12.4012 mm
Tape Size VRKS
—1.70-2.60
G
—— —
HW1
ø
13.20
±0.30
12.40
H
K
W
W1
Reel Size
ø330
UNIT: MM
±2.00 +2.00/-0 +3.00/-0.20
E1
E2
E
D1 P1
P2
K0
B0
T
A0
P0
C
L
Units Per Reel:
5000 pcs.
Rev. 2.0 May 2014
AOZ9250DI
www.aosmd.com Page 16 of 16
Part Marking
As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant into
the body or (b) support or sustain life, and (c) whose
failure to perf or m wh en prop er ly use d in accordance
with instructions for use provided in the labe ling, can be
reasonably expected to result in a significant injury of
the user.
2. A critical component in an y component of a life
support, device, or system whose failure to perfor m can
be reasonably expected to cause the failure of the life
support device or system, or to affect its safety or
effectiveness.
LEGAL DISCLA IM ER
Alpha and Omega Semiconductor makes no representations or warranties with respect to the accuracy or
completeness of the information provided herein and takes no liabilities for the consequences of use of such
information or any product describ ed herein. Alpha and Omega Semiconducto r reserves the rig ht to make changes
to such information at any time without fur ther notice. This document does not constitu te the grant of any intellectual
property rights or representation of non-infringement of any third party’s intellectual property rights.
LIFE SUPPORT POLICY
ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL
COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.
Z9250DI
FAY Part Number Code
Assembly Lot Code
Fab & Assembly Location
Year & Week Code
WLT
Rev. 2.0 May 2014
