Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability
whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction
with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone
and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer’s responsibility to independently determine suitability
of any products and to test and verify the same. The information provided by Microsemi hereunder is provided “as is, where is” and with all faults, and the entire risk associated with such information is entirely with the Buyer.
Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in
this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.
Clock Rate Conversion Solutions
Address Key Customer Pains
• Providing spec-compliant timing for multi-
gigabit PHYs is difficult
• Adding external jitter cleaning circuitry to
provide PHYs with spec-compliant timing is
costly and complex
High Integration
• Up to 2 independent programmable
synthesizers replace competing multi-chip
single channel solutions
• Integrated fanout buffers with up to 20 output
clock signals in two frequency families
Industry Leading Ultra-low Jitter
• Ultra-low 160 fs jitter on all outputs
• Low bandwidth jitter filtering on input clock
signals starting at 30 mHz
Wide Frequency Range
• Output clock frequencies from <1 Hz to
1035 MHz
• Fractional synthesizers support any-to-any
clock synthesis
Highly Programmable Outputs
• Control of each output clock’s signal format,
voltage, drive strength, frequency divider, and
phase
• Replace external support components such as
fanout buffers and format converters
Custom Configuration
• Clock signals available at power-up with
integrated EEPROM; easily configurable with
hardware pins
System clock trees are becoming more complex often requiring rate
conversion with jitter attenuation at very low bandwidth frequencies and
distribution of several clock frequencies to multiple loads. Rate conversion/
jitter attenuation devices from Microsemi® can lock to input clock signals
and filter jitter starting at 30 mHz. These devices lower bill of material
costs, simplify design, and improve performance by replacing external
components traditionally used to build timing clock trees with a fully
integrated single chip-solution.
Rate Conversion/Jitter Attenuation Products
Clock
Synthesis
Rate
Conversion
Clock Fanout
Buffer PHYs
NPU SRAM
DRAM
FPGA
Bridge
Applications
• Timing generation for enterprise routers and switches, storage area network
equipment, servers, communications equipment. and broadcast video
applications
• Processor, processor bus, SDRAM, and DDR clocks
• Timing for 10 Gigabit CDRs, Rapid-IO, PCIe, Serial MII, Star Fabric, Fibre
Channel, XAUI
Availability and Support
Microsemi Clock Management products are in volume production. To
learn more about Microsemi’s clock products, visit www.microsemi.
com/products/timing-and-synchronization/frequency-conversion. Full
information, including complete data sheets and design manuals,
is available to registered MyMicrosemi customers. To register for a
MyMicrosemi account, visit www.microsemi.com/create-an-account.