

3.3V Quad buffer (3-State)

74LVT125

FEATURES

- Quad bus interface
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- No bus current loading when output is tied to 5V bus
- Power-up 3-State
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The LVT125 is a high-performance BICMOS product designed for V_{CC} operation at 3.3V.

This device combines low static and dynamic power dissipation with high speed and high output drive.

The 74LVT125 device is a quad buffer that is ideal for driving bus lines. The device features four Output Enables ($\overline{OE}0$, $\overline{OE}1$, $\overline{OE}2$, $\overline{OE}3$), each controlling one of the 3-State outputs.


QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $T_{amb} = 25^{\circ}\text{C}; \text{GND} = 0\text{V}$ | TYPICAL | UNIT |
|------------------------|-------------------------------|--|------------|------|
| t_{PLH} t_{PHL} | Propagation delay An to Yn | $C_L = 50\text{pF}; V_{CC} = 3.3\text{V}$ | 2.7 2.9 | ns |
| C_{IN} | Input capacitance | $V_I = 0\text{V}$ or 3.0V | 4 | pF |
| C_{OUT} | Output capacitance | Outputs disabled; $V_O = 0\text{V}$ or 3.0V | 8 | pF |
| I_{CCZ} | Total supply current | Outputs disabled; $V_{CC} = 3.6\text{V}$ | 0.13 | mA |


ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | DWG NUMBER |
|----------------------|-------------------|-----------------------|---------------|------------|
| 14-Pin Plastic SO | -40°C to +85°C | 74LVT125 D | 74LVT125 D | SOT108-1 |
| 14-Pin Plastic SSOP | -40°C to +85°C | 74LVT125 DB | 74LVT125 DB | SOT337-1 |
| 14-Pin Plastic TSSOP | -40°C to +85°C | 74LVT125 PW | 74LVT125PW DH | SOT402-1 |

PIN CONFIGURATION




LOGIC SYMBOL



3.3V Quad buffer (3-State)

74LVT125

LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE (EACH BUFFER)

| INPUTS | | OUTPUTS |
|-------------------|-------|---------|
| \overline{OE}_n | A_n | Y_n |
| L | L | L |
| L | H | H |
| H | X | Z |

H = High voltage level
 L = Low voltage level
 X = Don't care
 Z = High impedance "Off" state

PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
|--------------|---------------------------------------|-------------------------|
| 2, 5, 9, 12 | A0 – A3 | Data inputs |
| 3, 6, 8, 11 | Y0 – Y3 | Data outputs |
| 1, 4, 10, 13 | \overline{OE}_0 – \overline{OE}_3 | Output enables |
| 7 | GND | Ground (0V) |
| 14 | V_{CC} | Positive supply voltage |

ABSOLUTE MAXIMUM RATINGS^{1, 2}

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
|-----------|--------------------------------|-----------------------------|--------------|------|
| V_{CC} | DC supply voltage | | -0.5 to +4.6 | V |
| V_I | DC input voltage ³ | | -0.5 to +7.0 | V |
| V_{OUT} | DC output voltage ³ | Output in Off or High state | -0.5 to +7.0 | V |
| I_{OUT} | DC output current | Output in Low state | 128 | mA |
| | | Out in High State | -64 | mA |
| I_{IK} | DC input diode current | $V_I < 0$ | -50 | mA |
| I_{OK} | DC output diode current | $V_O < 0$ | -50 | mA |
| T_{stg} | Storage temperature range | | -65 to 150 | °C |

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

3.3V Quad buffer (3-State)

74LVT125

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS | | UNIT |
|---------------------|---|--------|-----|--------------|
| | | MIN | MAX | |
| V_{CC} | DC supply voltage | 2.7 | 3.6 | V |
| V_i | Input voltage | 0 | 5.5 | V |
| V_{IH} | High-level input voltage | 2.0 | | V |
| V_{IL} | Low-level input voltage | | 0.8 | V |
| I_{OH} | High-level output current | | -32 | mA |
| I_{OL} | Low-level output current | | 32 | mA |
| | Low-level output current; current duty cycle $\leq 50\%$, $f \geq 1$ kHz | | 64 | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate; outputs enabled | | 10 | ns/V |
| T_{amb} | Operating free-air temperature range | -40 | +85 | $^{\circ}$ C |

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS | | | UNIT |
|-----------------|--|--|---|------------------|-----------|---------|
| | | | Temp = -40 $^{\circ}$ C to +85 $^{\circ}$ C | | | |
| | | | MIN | TYP ¹ | MAX | |
| V_{IK} | Input clamp voltage | $V_{CC} = 2.7V; I_{IK} = -18mA$ | | -0.9 | -1.2 | V |
| V_{OH} | High-level output voltage | $V_{CC} = 2.7$ to $3.6V; I_{OH} = -100\mu A$ | $V_{CC}-0.2$ | $V_{CC}-0.1$ | | V |
| | | $V_{CC} = 2.7V; I_{OH} = -8mA$ | 2.4 | 2.5 | | |
| | | $V_{CC} = 3.0V; I_{OH} = -32mA$ | 2.0 | 2.2 | | |
| V_{OL} | Low-level output voltage | $V_{CC} = 2.7V; I_{OL} = 100\mu A$ | | 0.1 | 0.2 | V |
| | | $V_{CC} = 2.7V; I_{OL} = 24mA$ | | 0.3 | 0.5 | |
| | | $V_{CC} = 3.0V; I_{OL} = 16mA$ | | 0.25 | 0.4 | |
| | | $V_{CC} = 3.0V; I_{OL} = 32mA$ | | 0.3 | 0.5 | |
| | | $V_{CC} = 3.0V; I_{OL} = 64mA$ | | 0.4 | 0.55 | |
| I_i | Input leakage current | $V_{CC} = 0$ or $3.6V; V_i = 5.5V$ | All inputs | 1 | 10 | μA |
| | | $V_{CC} = 3.6V; V_i = V_{CC}$ or GND | Control pins | ± 0.1 | ± 1 | |
| | | $V_{CC} = 3.6V; V_i = V_{CC}$ | Data pins ⁴ | 0.1 | 1 | |
| | | $V_{CC} = 3.6V; V_i = 0$ | | -1 | -5 | |
| I_{OFF} | Output off current | $V_{CC} = 0V; V_i$ or $V_O = 0$ to $4.5V$ | | 1 | ± 100 | μA |
| I_{HOLD} | Bus Hold current A inputs ⁶ | $V_{CC} = 3V; V_i = 0.8V$ | 75 | 150 | | μA |
| | | $V_{CC} = 3V; V_i = 2.0V$ | -75 | -150 | | |
| | | $V_{CC} = 0V$ to $3.6V; V_{CC} = 3.6V$ | ± 500 | | | |
| I_{EX} | Current into an output in the High state when $V_O > V_{CC}$ | $V_O = 5.5V; V_{CC} = 3.0V$ | | 60 | 125 | μA |
| $I_{PU/PD}$ | Power up/down 3-State output current ³ | $V_{CC} \leq 1.2V; V_O = 0.5V$ to $V_{CC}; V_i = GND$ or $V_{CC}; OE/OE = Don't\ care$ | | ± 1 | ± 100 | μA |
| I_{OZH} | 3-State output high current | $V_{CC} = 3.6V; V_O = 3.0V$ | | 1 | 5 | μA |
| I_{OZL} | 3-State output low current | $V_{CC} = 3.6V; V_O = 0.5V$ | | -1 | -5 | μA |
| I_{CCH} | Quiescent supply current | $V_{CC} = 3.6V; \text{Outputs High, } V_i = GND$ or $V_{CC}, I_O = 0$ | | 0.13 | 0.19 | mA |
| I_{CCL} | | $V_{CC} = 3.6V; \text{Outputs Low, } V_i = GND$ or $V_{CC}, I_O = 0$ | | 2 | 7 | |
| I_{CCZ} | | $V_{CC} = 3.6V; \text{Outputs Disabled; } V_i = GND$ or $V_{CC}, I_O = 0^5$ | | 0.13 | 0.19 | |
| ΔI_{CC} | Additional supply current per input pin ² | $V_{CC} = 3V$ to $3.6V; \text{One input at } V_{CC}-0.6V, \text{Other inputs at } V_{CC}$ or GND | | 0.1 | 0.2 | mA |

NOTES:

- All typical values are at $V_{CC} = 3.3V$ and $T_{amb} = 25^{\circ}C$.
- This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND
- This parameter is valid for any V_{CC} between $0V$ and $1.2V$ with a transition time of up to $10msec$. From $V_{CC} = 1.2V$ to $V_{CC} = 3.3V \pm 0.3V$ a transition time of $100\mu sec$ is permitted. This parameter is valid for $T_{amb} = 25^{\circ}C$ only.
- Unused pins at V_{CC} or GND.
- I_{CCZ} is measured with outputs pulled to V_{CC} or GND.
- This is the bus hold overdrive current required to force the input to the opposite logic state.

3.3V Quad buffer (3-State)

74LVT125

AC CHARACTERISTICS

GND = 0V; $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$; $R_L = 500\Omega$; $T_{\text{amb}} = -40^\circ\text{C}$ to $+85^\circ\text{C}$.


| SYMBOL | PARAMETER | WAVEFORM | LIMITS | | | | UNIT |
|------------------------|----------------------------------|----------|--|------------------|------------|------------------------|------|
| | | | $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ | | | $V_{CC} = 2.7\text{V}$ | |
| | | | MIN | TYP ¹ | MAX | MAX | |
| t_{PLH} t_{PHL} | Propagation delay An to Yn | 6 | 1.0 1.0 | 2.7 2.9 | 4.0 3.9 | 4.5 4.9 | ns |
| t_{pZH} t_{pZL} | Output enable time OEn to Yn | 7 | 1.0 1.1 | 3.4 3.4 | 4.7 4.7 | 6.0 6.5 | ns |
| t_{PHZ} t_{PLZ} | Output disable time OEn to Yn | 7 | 1.8 1.3 | 3.7 2.6 | 5.1 4.5 | 5.7 4.0 | ns |

NOTE:


1. All typical values are at $V_{CC} = 3.3\text{V}$ and $T_{\text{amb}} = 25^\circ\text{C}$.

AC WAVEFORMS

$V_M = 1.5\text{V}$, $V_{IN} = \text{GND}$ to 2.7V



Waveform 6. Input (An) to Output (Yn) Propagation Delays





Waveform 7. 3-State Output Enable and Disable Times

3.3V Quad buffer (3-State)

74LVT125

TEST CIRCUIT AND WAVEFORMS



SWITCH POSITION

| TEST | SWITCH |
|-------------------|--------|
| t_{PLH}/t_{PHL} | Open |
| t_{PLZ}/t_{PZL} | 6V |
| t_{PHZ}/t_{PZH} | GND |

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

| FAMILY | INPUT PULSE REQUIREMENTS | | | | |
|--------|--------------------------|---------------------|-------|---------------------|---------------------|
| | Amplitude | Rep. Rate | t_W | t_R | t_F |
| 74LVT | 2.7V | $\leq 10\text{MHz}$ | 500ns | $\leq 2.5\text{ns}$ | $\leq 2.5\text{ns}$ |

SV00092