For low-cost applications, an unshielded inductor is suggest-
ed. For noise critical applications, a toroidal or shielded in-
ductor should be used. A good practice is to lay out the board
with footprints accommodating both types for design flexibili-
ty. This allows substitution of a low-noise shielded inductor,
in the event that noise from low-cost unshielded models is
unacceptable.
The saturation current rating is the current level beyond which
an inductor loses its inductance. Different manufacturers
specify the saturation current rating differently. Some specify
saturation current point to be when inductor value falls 30%
from its original value, others specify 10%. It is always better
to look at the inductance versus current curve and make sure
the inductor value doesn’t fall below 30% at the peak current
rating of the LM2614. Beyond this rating, the inductor loses
its ability to limit current through the PWM switch to a ramp.
This can cause poor efficiency, regulation errors or stress to
DC-DC converters like the LM2614. Saturation occurs when
the magnetic flux density from current through the windings
of the inductor exceeds what the inductor’s core material can
support with a corresponding magnetic field.
CAPACITOR SELECTION
Use a 4.7µF or 10µF ceramic input capacitor. A 10µF ceramic
input capacitor is recommended if the PA represents a load
<14Ω. Use a 4.7µF ceramic output capacitor for getting faster
slew rates for output voltages from VOUT (min) to VOUT (max).
Use X7R or X5R types, do not use Y5V. The rise
time for the voltage from VOUT (min) to VOUT (max) depends
on the slew rate of the error amp, switch peak current limit
and the value of the output capacitor. The time for the output
to change from VOUT (max) to VOUT (min) depends on RLOAD
and COUT. Use of tantalum capacitors is not recommended.
Ceramic capacitors provide an optimal balance between
small size, cost, reliability and performance for cell phones
and similar applications. A 22µF ceramic output capacitor can
be used in applications requiring fixed output voltages and/or
increased tolerance to heavy load transients. A 10µF ceramic
output capacitor can be used in applications where the worst
case load transient step is less than 200mA. Table 3 lists
suggested capacitors and suppliers.
The input filter capacitor supplies current to the PFET switch
of the LM2614 in the first part of each cycle and reduces volt-
age ripple imposed on the input power source. The output
filter capacitor smoothes out current flow from the inductor to
the load, helps maintain a steady output voltage during tran-
sient load changes and reduces output voltage ripple. These
capacitors must be selected with sufficient capacitance and
sufficiently low ESR to perform these functions. Parallel com-
binations of smaller value ceramic capacitors can also be
used on the output as long as the combined value is at least
4.7µF for the application circuit in Figure 1.
The ESR, or equivalent series resistance, of the filter capac-
itors is a major factor in voltage ripple.
TABLE 3. Suggested Capacitors and Their Suppliers
Model Type Vendor Phone FAX
C1, C2 (Input or Output Filter Capacitor)
JMK212BJ475MG Ceramic Taiyo-Yuden 847-925-0888 847-925-0899
LMK316BJ475ML Ceramic Taiyo-Yuden 847-925-0888 847-925-0899
C2012X5R0J475K Ceramic TDK 847-803-6100 847-803-6296
JMK325BJ226MM Ceramic Taiyo-Yuden 847-925-0888 847-925-0899
JMK212BJ106MG Ceramic Taiyo-Yuden 847-925-0888 847-925-0899
micro SMD PACKAGE ASSEMBLY AND USE
Use of the micro SMD package requires specialized board
layout, precision mounting and careful reflow techniques, as
detailed in National Semiconductor Application Note
AN-1112. Refer to the section Surface Mount Technology
(SMT) Assembly Considerations. For best results in assem-
bly, alignment ordinals on the PC board should be used to
facilitate placement of the device.
The pad style used with micro SMD package must be the
NSMD (non-solder mask defined) type. This means that the
solder-mask opening is larger than the pad size. This pre-
vents a lip that otherwise forms if the solder-mask and pad
overlap, from holding the device off the surface of the board
and interfering with mounting. See Application Note AN-1112
for specific instructions how to do this.
The 10-Bump package used for the LM2614 has 300 micron
solder balls and requires 10.82mil pads for mounting on the
circuit board. The trace to each pad should enter the pad with
a 90° entry angle to prevent debris from being caught in deep
corners. Initially, the trace to each pad should be 6–7mil wide,
for a section approximately 6mil long, as a thermal relief. Then
each trace should neck up or down to its optimal width. The
important criterion is symmetry. This ensures the solder
bumps on the LM2614 reflow evenly and that the device sol-
ders level to the board. In particular, special attention must be
paid to the pads for bumps D3–B3. Because PGND and PVIN
are typically connected to large copper planes, inadequate
thermal reliefs can result in late or inadequate reflow of these
bumps.
The micro SMD package is optimized for the smallest possi-
ble size in applications with red or infrared opaque cases.
Because the micro SMD package lacks the plastic encapsu-
lation characteristic of larger devices, it is vulnerable to light.
Backside metalization and/or epoxy coating, along with front-
side shading by the printed circuit board, reduce this sensi-
tivity.
BOARD LAYOUT CONSIDERATIONS
PC board layout is an important part of DC-DC converter de-
sign. Poor board layout can disrupt the performance of a DC-
DC converter and surrounding circuitry by contributing to EMI,
ground bounce, and resistive voltage loss in the traces. These
can send erroneous signals to the DC-DC converter IC, re-
sulting in poor regulation or instability. Poor layout can also
result in reflow problems leading to poor solder joints between
the micro SMD package and board pads. Poor solder joints
can result in erratic or degraded performance.
Good layout for the LM2614 can be implemented by following
a few simple design rules.
1. Place the LM2614 on 10.82 mil (10.82/1000 in.) pads. As
a thermal relief, connect to each pad with a 7 mil wide,
approximately 7 mil long traces, and then incrementally
www.national.com 14
200367 Version 2 Revision 2 Print Date/Time: 2011/08/25 17:02:26
LM2614