NB4N121KMNGEVB
http://onsemi.com
13
Board Fabrication Notes:
(Unless otherwise specified)
1. ARTWORK:
Fabricate using ADC artwork No. AZ10035 Rev A.
Drill locations determined by ADC file
AZ10035NC.DRL
2. MATERIAL:
High temp FR4 − 170°C Tg
3. BOARD THICKNESS:
Refer to stacking diagram for finished board
thickness.
4. TWIST AND WARP:
Board twist shall not exceed 0.5% (0.005 in.) per
linear inch.
5. PLATING:
Copper thickness for internal and external layers is
specified in the stacking diagram.
Finished PCB to be electrodeposited hard gold
plate, type 1 (99.7% min gold), grade C (knoop
hardness 130−200), class X, 3−10 micro inches
thick, over entire board surface.
Selective plating is not required.
Hole Plating:
0.011 minimum barrel avg. / 0.009 absolute
minimum. Absolute maximum to be determined
by PCB vendor based on the required finished hole
diameter. Hole diameters are after plating unless
otherwise specified.
5.1 − Surface pads in this area to be free from any
irregularities or defects that might hinder proper
performance of the pad.
6. ANNULAR RING:
Annular ring to be 0.005 minimum with top to
bottom registration to be within 0.003.
7. SOLDERMASK:
Apply soldermask, color: green, type: LP1, per
artwork provided. If VIA plugs are required, plug
pattern will be supplied with artwork.
8. SILKSCREEN:
To be white, non−conductive ink per artwork. No
ink is to be on plated thru hole or surface mount
pads. Silkscreen lines and text width are to be
0.006 minimum.
9. SOLDERABILITY:
Plated holes shall not be rough or irregular so as to
prevent proper solder wicking.
10. DRILL CHART:
Hole sizes specified are finished hole sizes, unless
otherwise specified:
Standard plated hole tolerance is ±0.003
Standard non−plated hole tolerance is ±0.002
11. IMPEDANCE:
Impedance controlled layers: 1, 6.
12. APPROVAL:
100% continuity and isolation test required for
each fabricated PCB. Final test data must be cross
referenced to the IPC−D−356 file provided. A
verification stamp is required on each PCB.
A TDR report shall be provided for each
impedance controlled layer at the time of
shipment. Final acceptance shall be determined by
these layers having a characteristic impedance of
50 ohms ±10%. Vendor can make line width
adjustments on impedance controlled conductor
widths of 0.0005. All other artwork deviations
must have prior approval from R&D ADC.
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050
EVBUM2072/D
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative