Product Specification PE613010 UltraCMOS(R) SPST Tuning Control Switch, 100-3000 MHz Product Description The PE613010 is an SPST tuning control switch based on Peregrine's UltraCMOS(R) technology. This highly versatile switch supports a wide variety of tuning circuit topologies with emphasis on impedance matching and aperture tuning applications. PE613010 features low onresistance and insertion loss from 100 to 3000 MHz. PE613010 offers high RF power handling and ruggedness, while meeting challenging harmonic and linearity requirements enabled by Peregrine's HaRPTM technology. With single-pin low voltage CMOS control, all decoding and biasing is integrated on-chip and no external bypassing or filtering components are required. UltraCMOS tuning devices feature ease of use while delivering superior RF performance. With built-in bias voltage generation and ESD protection, tuning control switches provide a monolithically integrated tuning solution for demanding RF applications. Figure 1. Functional Block Diagram Features Open reflective architecture Very low on-resistance of 1.2 Low insertion loss 0.20 dB @ 900 MHz 0.40 dB @ 1900 MHz High power handling: 38 dBm (50) Wide power supply range (2.3V to 4.8V) High ESD tolerance of 2 kV HBM on all pins Applications include: Open and closed-loop tunable antennas for 2G/3G/4G Tunable matching networks Tunable filter networks Bypassing applications RFID readers Figure 2. Package Type 10-lead 2 2 0.55 mm QFN DOC-53244 DOC-11414-5 www.psemi.com (c)2013-2014 Peregrine Semiconductor Corp. All rights reserved. Page 1 of 8 Product Specification PE613010 Table 1. Electrical Specifications @ 25C, VDD = 2.75V Parameter Condition Min Operational Frequency Typ 100 Max Unit 3000 MHz RON RF+ to RF-, SWON, DC measurement 1.20 COFF RF+ to RF-, SWOFF 0.40 pF 100 to 960 MHz, (RF+ to RF-), SWON 0.20 0.30 dB 960 to 1710 MHz, (RF+ to RF-), SWON 0.30 0.40 dB Insertion Loss Isolation 1 2 Harmonics3,4 Input IP3 1710 to 2170 MHz, (RF+ to RF-), SWON 0.40 0.50 dB 2170 to 2700 MHz, (RF+ to RF-), SWON 0.60 0.70 dB 2700 to 3000 MHz, (RF+ to RF-), SWON 0.80 0.95 dB 100 to 960 MHz, (RF+ to RF-), SWOFF 10 11 dB 960 to 1710 MHz, (RF+ to RF-), SWOFF 6 7 dB 1710 to 2170 MHz, (RF+ to RF-), SWOFF 4 5 dB 2170 to 2700 MHz, (RF+ to RF-), SWOFF 3 4 dB 2700 to 3000 MHz, (RF+ to RF-), SWOFF 3 4 dB 2fo, 3fo: 698 to 915 MHz, PIN +35 dBm (SWON), PIN +31 dBm (SWOFF) -60 -36 dBm 2fo, 3fo: 1710 to 1910 MHz, PIN +33 dBm, (SWON)), PIN +29 dBm (SWOFF) -50 -36 dBm 100 to 3000 MHz 70 IMD3 Bands I,II,V,VIII, +20 dBm CW @ TX freq, -15 dBm CW @ 2TX-RX freq, 50, SWON Switching Time 50% VCTRL to 90% RF ON or 10% RF OFF Notes: dBm -115 -105 dBm 7 12 s 1. Assumes optimal matching with 1.5 nH inductor in series with each RF port. 2. Open reflective architecture for flexible configuration of switch in tuning application. 3. Pulsed RF input with 4620 s period, 50% duty cycle, measured per 3GPP TS 45.005. 4. Power handling in the OFF state reduced due to highly reflective load condition. (c)2013-2014 Peregrine Semiconductor Corp. All rights reserved. Page 2 of 8 DOC-11414-5 UltraCMOS(R) RFIC Solutions PE613010 Product Specification Figure 3. Pin Configuration (Top View) Table 4. Operating Ranges Parameter VDD Supply Voltage Min Typ Max Unit 2.30 2.75 5.50 V 140 200 A IDD Power Supply Current (VDD = 2.75V, 25C) VIH Control Voltage High 1.2 1.8 3.1 V VIL Control Voltage Low 0 0 0.57 V 253 Vpk +85 C Peak Operating RF Voltage 100 MHz-3 GHz 1,2 TOP Operating Temperature Range -40 +25 Notes: 1. Between all RF ports, and from RF ports to GND. 2. Pulsed RF input duty cycle of 50% and 4620 s, measured per 3GPP TS 45.005. 3. RF input power of 38 dBm (50, SWON) and 32 dBm (50, SWOFF). Table 5. Absolute Maximum Ratings Table 2. Pin Descriptions Pin # Pin Name 1 RF- Description Symbol Negative RF Port1 3 GND Ground2 4 VDD 5 GND Ground2 6 GND Ground2 7 V1 8 RF+ Positive RF Port1 9 RF+ Positive RF Port1 10 GND Ground2 11 GND Exposed Ground Paddle2 Power Supply Pin Switch control input, CMOS logic level Notes: 1. Multiple RF pins are provided for flexibility. They can be tied together for optimal RF performance, or used individually (leave unused pin floating). 2. For optimal performance, recommend tying Pins 3, 5, 6, 10, 11 together on PCB. Moisture Sensitivity Level The Moisture Sensitivity Level rating for the PE613010 in the 10-lead 2 2 0.55 mm QFN package is MSL1. Table 3. Truth Table Max Unit -0.3 5.5 V Digital Input Voltage (V1) -0.3 3.6 V TST Storage Temperature Range -65 +150 C VESD,HBM HBM ESD Voltage, All Pins* 2000 V VDD VCTRL RF- Min Supply Voltage Negative RF Port1 2 Parameter/Conditions Note: * Human Body Model (MIL_STD 883 Method 3015.7). Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability. Electrostatic Discharge (ESD) Precautions When handling this UltraCMOS device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating. Latch-Up Avoidance State V1 Switch OFF 0 Switch ON 1 DOC-11414-5 www.psemi.com Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up. (c)2013-2014 Peregrine Semiconductor Corp. All rights reserved. Page 3 of 8 Product Specification Equivalent Circuit Model Description PE613010 Figure 4. Equivalent Circuit Model Schematic The Equivalent Circuit Model includes all parasitic elements and is accurate in switch on and switch off states, reflecting physical circuit behavior accurately and providing very close correlation to measured data. It can easily be used in circuit simulation programs. CS represents switch core capacitance between RF+ and RF- ports in the SWOFF state. The parameter RS represents the Equivalent Series Resistance (ESR) of the switch core. Parasitic inductance due to circuit and package is modeled as LS. CP represents the circuit and package parasitics from RF ports to GND. (c)2013-2014 Peregrine Semiconductor Corp. All rights reserved. Page 4 of 8 Table 6. Equivalent Circuit Model Parameters Parameter Equation (SW=0 for OFF and SW=1 for ON) Unit CS 0.40 pF CP 0.65 pF RSW if SW == 1 then 1.2 else 100e3 RP 6 LS 0.35 nH DOC-11414-5 UltraCMOS(R) RFIC Solutions PE613010 Product Specification Evaluation Board Figure 5. Evaluation Board The 101-0738 Evaluation Board (EVB) was designed for accurate measurement of the tuning switch impedance and loss using 2 Port Series (J4, J5) configuration. Three calibration standards are provided. The open (J2) and short (J1) standards (104 ps delay) are used for performing port extensions and accounting for electrical length and transmission line loss. The Thru (J8, J10) standard can be used to estimate PCB transmission line loss for scalar de-embedding. The board consists of a 4 layer stack with 2 outer layers made of Rogers 4350B (r = 3.48) and 2 inner layers of FR4 (r = 4.80). The total thickness of this board is 62 mils (1.57 mm). The inner layers provide a ground plane for the transmission lines. Each transmission line is designed using a coplanar waveguide with ground plane (CPWG) model using a trace width of 32 mils (0.813 mm), gap of 15 mils (0.381 mm), and a metal thickness of 1.4 mils (0.051 mm). PRT-08405 DOC-11414-5 www.psemi.com (c)2013-2014 Peregrine Semiconductor Corp. All rights reserved. Page 5 of 8 Product Specification PE613010 Figure 6. Evaluation Board Schematic J9 U2 SEN VDD SDA RF- RF+ 3 2 RF- J11 RF+ J10 THRU SMA CONN 6 7 J5 SMA CONN 8 9 J2 TP4 OPEN SMA CONN 11 1 SCL DGND 4 SMA CONN 10 RFGND 5 J4 SMA CONN 14 PIN HEADER 14 12 10 8 6 4 2 14 12 10 8 6 4 2 13 11 9 7 5 3 1 J1 13 11 SDA_1 9 7 5 3 1 VDD_1 TP5 SHORT SMA CONN 2 PORT SERIES C6 C8 100 pF 100 pF DOC-11426 Note: Use PRT-08405 PCB part number. (c)2013-2014 Peregrine Semiconductor Corp. All rights reserved. Page 6 of 8 DOC-11414-5 UltraCMOS(R) RFIC Solutions PE613010 Product Specification Figure 6. Package Drawing 10-lead 2 2 0.55 mm 0.10 C B 2.00 A 0.250.05 (x10) 0.900.05 (2X) 6 0.45 (x10) 0.25 (x10) 0.50 (x6) 9 0.900.05 2.00 0.200.05 (X10) 0.10 C 0.95 4 0.50 (2X) 2.40 1 (x6) 0.95 2.40 1.50 Pin #1 Corner RECOMMENDED LAND PATTERN BOTTOM VIEW TOP VIEW DOC-01865 0.10 C 0.10 0.05 0.60 MAX 0.05 C C A B C ALL FEATURES SEATING PLANE 0.152 Ref. C 0.05 SIDE VIEW Notes: 1. Dimensions are in millimeters. 2. Dimensions and tolerances per ASME Y14.5M, 1994. Figure 7. Top Marking Specifications PPZZ YWW DOC-51207 DOC-11414-5 www.psemi.com Marking Spec Symbol Package Marking PP DP ZZ 00-99 Y 0-9 WW 01-53 Note: Definition Part number marking for PE613010 Last two digits of lot code Last digit of year, starting from 2009 (0 for 2010, 1 for 2011, etc.) Work week (PP), the package marking specific to the PE613010, is shown in the figure instead of the standard Peregrine package marking symbol (P). (c)2013-2014 Peregrine Semiconductor Corp. All rights reserved. Page 7 of 8 Product Specification PE613010 Figure 8. Tape and Reel Specifications Tape Feed Direction Pin 1 Top of Device Device Orientation in Tape Table 7. Ordering Information Order Code Package Description Shipping Method PE613010MLAA-Z 10-lead QFN 2 2 0.55 mm Package Part in Tape and Reel 3,000 units / T&R EK613010-01 Evaluation Kit Evaluation Kit 1 set / box Sales and Contact Information For sales and contact information please visit www.psemi.com. Advance Information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form). The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk. (c)2013-2014 Peregrine Semiconductor Corp. All rights reserved. Page 8 of 8 No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications. The Peregrine name, logo, UTSi and UltraCMOS are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com. DOC-11414-5 UltraCMOS(R) RFIC Solutions