PCA9554/54A/55
8- and 16-bit I2C and
SMBus I/O Port with Interrupt
The PCA9554/54A/55 were developed to enhance the Philips family
of I2C I/O expanders. The improvements include higher drive capability,
5V I/O tolerance, lower supply current, individual I/O configuration,
400 kHz clock frequency, and smaller packaging.
Philips Configuration
System Management ICs
Part Type Description
The PCA9554 and PCA9554A are 16-pin CMOS devices that provide
8 bits of General Purpose parallel Input/Output (GPIO) expansion for
I2C/SMBus applications. These I/O expanders provide a simple solu-
tion when additional I/O is needed for ACPI power switches, sensors,
pushbuttons, LEDs, fans, etc. The parts consist of an 8-bit Configura-
tion register (Input or Output selection); 8-bit Input register, 8-bit
Output register and an 8-bit Polarity inversion register (Active high or
Active low operation). The PCA9555 is a 24-pin CMOS device, which
provides 16 bits of GPIO and consists of two 8-bit Configuration,
Input, Output and Polarity inversion registers.
The system master can enable the PCA9554/54A/55 I/Os as either
inputs or outputs by writing to the I/O configuration bits. The data
for each Input or Output is kept in the corresponding Input or Output
register. The polarity of the read register can be inverted with the
Polarity Inversion Register. All registers can be read by the system mas-
ter. Although pin to pin and I2C address compatible with the PCF857X
series, software changes are required due to the enhancements and are
discussed in Application Note AN469. The PCA9554/54A/55 open-
drain interrupt output is activated when any input state differs from its
corresponding input port register state and is used to indicate to the
system master that an input state has changed. If an external hardware
reset is needed, the PCA9556/57 should be used.
Three hardware pins (A0, A1, A2) vary the fixed I2C address and allow
up to eight devices to share the same I2C/SMBus. The PCA9554A is
identical to the PCA9554 except that the fixed I2C address is different
allowing up to sixteen of these devices (eight of each) on the same
I2C/SMBus. The fixed I2C address of the PCA9555 is the same as the
PCA9554 allowing up to eight of these devices in any combination to
share the same I2C/SMBus.
PCA9554/54A/55 Features
•I
2C and SMBus compatible
8 or 16 programmable I/Os compatible with most processors
— Input or output
— Push-Pull or open-drain outputs
True vs. quasi bi-directional style I/O
Outputs can directly drive LEDs
— 25 mA max sink and 10 mA max source per bit
— Capacity of 100 mA max per 8-bit register
Open-drain interrupt output activated when input changes state
•Low I
DDH standby current of 1.5 µA max
5 V tolerant I/Os
Offered in SO Wide (D), SSOP (DB) and TSSOP (PW)
Manufactured in high-volume CMOS process
PCA9554/54A/55 Operating Characteristics
2.3 V to 5.5 V operating voltage
-40 to 85 ºC operating temperature range
0 to 400 kHz clock frequency
1
2
3
4
5
6
7
8
A0
A1
16
15
14
13
12
11
10
9
VDD
INT
A2
I/O1
I/O2
VSS
I/O0
I/O3
SCL
SDA
I/O6
I/O4
I/O5
I/O7
PCA9554
PCA9554A
0100
SLAVE ADDRESS
FIXED PROGRAMMABLE
PCA9554/55
A2 A1 A0 R/W
0111
SLAVE ADDRESS
FIXED PROGRAMMABLE
A2 A1 A0 R/W
PCA9554A
1
2
3
4
5
6
7
8
9
10
11
12
INT
A1
24
23
22
21
20
19
18
17
VDD
I/O1.7
I/O1.6
I/O1.5
I/O1.4
I/O1.3
I/O1.2
I/O1.1
I/O1.0
16
15
14
13
A2
I/O0.1
I/O0.2
VSS
I/O0.4
I/O0.5
I/O0.7
I/O0.0
I/O0.3
I/O0.6
SCL
A0
SDA
PCA9555
Pin Configurations
I2CAddress
Order Information
Package Container PCA9554 PCA9554A PCA9555
SO Tube PCA9554D PCA9554AD PCA9555D
T & R PCA9554D-T PCA9554AD-T PCA9555D-T
SSOP Tube PCA9554DB PCA9554ADB PCA9555DB
T & R PCA9554DB-T PCA9554ADB-T PCA9555DB-T
TSSOP Tube PCA9554PW PCA9554APW PCA9555PW
T & R PCA9554PW-T PCA9554APW-T PCA9555PW-T
PCA9554/
54A/55
Philips Semiconductors
Philips Semiconductors is a worldwide company with over 100 sales offices in more than 50 countries. For a complete up-to-date list of
our sales offices please e-mail sales.addresses@www.semiconductors.philips.com. A complete list will be sent to you automatically. You can
also visit our website http://www.semiconductors.philips.com/sales/ or contact any of the following sales offices by phone or mail:
North America Europe, Africa, Middle East and South America Asia Pacific Japan
Philips Semiconductors C.R.M Center Philips Semiconductors International Philips Semiconductors Asia Pacific Philips Semiconductors
2800 Wells Branch Parkway Fulfillment and Sales Support Center Market Response Management Center Philips Building 13-37
Mailstop P-411 P.O. Box 366 P.O. Box 68115 Kohnan 2-chome
Austin, Texas 78728 2700 AJ Zoetermeer Kowloon East Post Office Minato-ku,
United States The Netherlands Hong Kong Tokyo 108-8507
Tel: +1 800 234 7381 Fax: +31 79 3685126 Fax: +852 2756 8271 Tel: +81 3 3740 5130
Fax: +1 800 943 0087 Fax: +81 3 3740 5057
E-mail: P411webinq.smi@harte-hanks.com
© Koninklijke Philips Electronics N.V. 2001
All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does
not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any
consequence of its use. Publication thereof does not convey nor imply any license under patent – or other industrial or intellectual property rights.
Printed in the USA Date of release: October 2001 Print code: 301673/FP/2pp/1001 Document ordering number: 9397 750 08924
PCA9554/54A/55
8- and 16-bit I2C and
SMBus I/O Port with Interrupt
The PCA9554/54A and
PCA9555 functional
diagram and I/O
schematic are identical
except that the PCA9555
has two 8-bit blocks of I/O.
The PCA9554/54A/55
feature outputs that
sink 25 mA and source
10 mA while quasi bi-
directional outputs sink
25 mA but limit the
source current to only
100 µA.
I2C/SMBus
CONTROL
INPUT/
OUTPUT
PORTS
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
I/O7
INT
INPUT
FILTER
A0
A1
A2
SCL
SDA
VDD
VSS
POWER/ON
RESET
LP FILTER
NOTE: ALL I/Os ARE SET TO INPUTS AT RESET
8-BIT
WRITE pulse
READ pulse
VCC
Block Diagram
DQ
CKQ
FF
DQ
CKQ
FF
DQ
CKQ
FF
CONFIGURATION
REGISTER
Q1
Q2
100k
OUTPUT
PORT
REGISTER INPUT PORT
REGISTER
DQ
CKQ
FF
POLARITY INVERSION
REGISTER
DATA FROM
SHIFT REGISTER
DATA FROM
SHIFT REGISTER
DATA FROM
SHIFT REGISTER
OUTPUT PORT
REGISTER DATA
INPUT PORT
REGISTER DATA
POLARITY
REGISTER DATA
VDD
VSS
TO INT
I/O0 TO I/O7
WRITE
CONFIGURATION
PULSE
WRITE PULSE
WRITE
POLARITY
PULSE
READ PULSE
NOTE: AT POWER-ON RESET,
ALL REGISTERS RETURN
TO DEFAULT VALUES
Simplified Schematic of I/O0 to I/O7