Wideband Amplifier
10 MHz - 40 GHz
Rev. V2
MAAM-011109
8
8
M/A-COM Technology Solutions Inc. (MACOM) and its affiliates reserve the right to make changes to the product(s) or information contained herein without notice.
Visit www.macomtech.com for additional data sheets and product information.
For further information and support please visit:
https://www.macomtech.com/content/customersupport
8
Lead-Free 5 mm 9-lead LGA
† Reference Application Note S2083 for lead-free solder reflow recommendations.
Meets JEDEC moisture sensitivity level 3 requirements.
Plating is gold over nickel.
Application Details
Bandwidth, Power, Noise and Linearity
VD and ID affect both the bandwidth (response
flatness), power available, noise figure, and linearity
of the amplifier. Higher currents and lower VD
increase high frequency gain but reduce the P1dB
and the OIP3 numbers. If the device is driven to
P1dB and on into PSAT the current, ID, will naturally
reduce. The device will return to the quiescent ID
value once the input power is reduced. Finally,
higher ID and VD values increase the device noise
figure.
Temperature also affects the bandwidth, gain and
noise figure of the device. Lower temperatures
increase gain and bandwidth and reduce the noise
figure. Temperature has little effect on power and
linearity.
Broadband Amplifier Applications
The MAAM-011109 also has a low enough noise
figure to be used in instrumentation front ends and
buffer applications. It also has very flat response
with low group delay distortion so it can be used in
pulse applications. For higher gains multiple
amplifiers may be cascaded. It also makes a very
good low cost optical driver capable of delivering to
8 V p-p into 50 Ω.
Variable Gain/Limiting Applications
The gain of the MAAM-011109 can be easily
controlled with the VC pin. The gain reduction is
almost linear with VC between 0.1 V to -0.8 V. Below
-0.7 V internal ESD protection diodes will draw
increasing current (50 mA at -1.0 V). The VC pin
should not be driven below -1 V or above 1.2 V. The
nominal open circuit voltage at the VC pin is 0.8 V.
Reducing VC below 0.8 V will also reduce ID. Gain,
P1dB, and PSAT will all be reduced as VC is lowered.
Limiting applications and zero crossing adjustment
can be done by adjusting the VG and VC pins
together.
Internal Detector
The VDET pin is connected to an internal diode
detector. This pin should be connected to a high
impedance (>50 kΩ) or left unconnected. The
detector is internally connected so that it responds
predominately to the power generated by the
amplifier. The detector has a low pass characteristic
which rolls off gradually above 2 GHz. The detector
is temperature compensated. Finally, even with zero
output power the detector has a DC output voltage
proportional to VD (nominally 2.8 V for VD = 5 V).
All Dimensions are in mm