Lead (Pb) Free Product - RoHS Compliant 0.150" 4-Character 5 x 7 Dot Matrix Serial Input Alphanumeric Display Red HDSP2000LP Yellow HDSP2001LP High Efficiency Red HDSP2002LP Green HDSP2003LP DESCRIPTION FEATURES * Four 0.150" Dot Matrix Characters * Four Colors: Red, Yellow, High Efficiency Red, Green * Wide Viewing Angle: X Axis +50, Y Axis +75 * Built-in CMOS Shift Registers with Constant Current LED Row Drivers * Custom Fonts from Shift Registers * Easily Cascaded for Multiple Displays * TTL Compatible * End Stackable * Extended Operating Temperature Range: -40C to + 85C * Categorized for Luminous Intensity * All Displays Color Matched * Compact Plastic Package * 100% Burned-in and Tested The HDSP200XLP are four digit 5 x 7 dot matrix serial input alphanumeric displays. The displays are available in red, yellow, high efficiency red, or bright green. The package is a standard twelve-pin DIP with a flat plastic lens. The display can be stacked horizontally or vertically to form messages of any length. The HDSP200XLP has two fourteen-bit CMOS shift registers with built-in row drivers. These shift registers drive twenty-eight rows and enable the design of customized fonts. Cascading multiple displays is possible because of the Data In and Data Out pins. Data In and Out are easily input with the clock signal and displayed in parallel on the row drivers. Data Out represents the output of the 7th bit of digit number four shift register The shift register is level triggered. The like columns of each character in a display cluster are tied to a single pin (see Block Diagram). High true data in the shift register enables the output current mirror driver stage associated with each row of LEDs in the 5 x 7 diode array. The TTL compatible VB input may either be tied to VCC for maximum display intensity or pulse width modulated to achieve intensity control and reduce power consumption. In the normal mode of operation, input data for digit four, column one is loaded into the seven on-board shift register locations one through seven. Column one data for digits 3, 2, and 1 is shifted into the display shift register locations. Then column one input is enabled for an appropriate period of time, T. A similar process is repeated for columns 2, 3, 4, and 5. If the decode time and load data time into the shift register is t, then with five columns, each column of the display is operating at a duty factor of: T DF = ------------------5 (T + t ) T+t, allotted to each display column, is generally chosen to provide the maximum duty factor consistent with the minimum refresh rate necessary to achieve a flicker free display. For most strobed display systems, each column of the display should be refreshed (turned on) at a minimum rate of 100 times per second. With columns to be addressed, this refresh rate then gives a value for the time T+t of: 1 [5 x (100)] =2.0 msec. If the device is operated at 5.0 MHz clock rate maximum, it is possible to maintain t