VIPER100-22-E - STMicroelectronics

Rev 1

September 2005 1/29

FC00231

OSC

COMP

DRAIN

SOURCE

13 V

UVLO

LOGIC

SECURITY

LATCH PWM

LATCH

R/S SQS

R2 R3Q

OSCILLATOR

OVERTEMP.

DETECTOR

ERROR

AMPLIFIER

0.5 V +

_1.7

DELAY 250 ns

BLANKING CURRENT

AMPLIFIER

ON/OFF

0.5V

1 V/A

4.5 V

VIPer100-E

SMPS PRIMARY I.C.

General Features

■ADJUSTABLE SWITCHING FREQUENCY UP

TO 200 kHz

■CURRENT MODE CONTROL

■SOFT START AND SHUTDOWN CONTROL

■AUTOMATIC BURST MODE OPERATION IN

STAND - BY CONDITION ABLE TO MEET

“BLUE ANGEL” NORM (<1w TOTAL POWER

CONSUMPTION)

■INTERNALLY TRI MMED ZE NER

REFERENCE

■UNDERVOLTAGE LOCK-OUT WITH

HYSTERESIS

■INTEGRATED ST ART-UP SUPPLY

■OVER-TEMPERATURE PROTECTION

■LOW STAND-BY CURRENT

■ADJUSTABLE CURRENT LIMITAT ION

Blo ck Diag r am

Description

VIPer100-E, made using VIPower M0 Technology,

combines on t he same si licon chip a state-of-the-

art PWM circuit together with an optimized, high

voltage, Vertical Power MOSFE T (620V/ 3A).

Typical applications cover offline power supplies

with a secondary power capability of 50W in wide

range cond ition and 100W in single range or with

doubler configuration. It is compatible from both

primary or secondary regulation loop despite

using around 50% less components when

compared with a discrete solution. Burst mode

operation is an additional feature of this device,

offering the ability to operate in stand-by mode

without extra component s.

Type VDSS InRDS(on)

VIPer100-E 620V 3 A 2.5 Ω

PENTAWATT HV PENTAWATT HV (022Y)

www.st.com

VIPer100-E

2/29

Contents

1 Electrical Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

1.1 Maximum Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

1.2 Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

2 Thermal Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

3 Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

3.1 Drain Pin (Integrated Power MOSFET Drain): . . . . . . . . . . . . . . . . . . . . . . . . 8

3.2 Source Pin: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

3.3 VDD Pin (Power Supply): . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

3.4 Compensation Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

3. 5 OSC Pin (Os c illat or Freq uency ): . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

4 Typical Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

5 Operation Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

5.1 Current M ode Topology: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11

5.2 Stand-by Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

5.3 High Voltage Start-up Current Suorce . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

5.4 Tr ansconductance Error Amp lifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

5.5 External Clock Synchronization: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

5.6 Primary Peak Current Limitation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

5.7 Over-Temperature Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

5.8 Operation Pictures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

VIPer100-E

3/29

6 Electrical Over Stress . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

6.1 Electrical Over Str ess Ruggedness . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

7 Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

7.1 Layout Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

8 Package Mechanical Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

9 Order Codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

10 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

1 E lectrical Data VIPer100-E

4/29

1 Electrical Data

1.1 Maximum Rating

Table 1. Absolute Maximum Rating

Symbol Parameter Value Unit

VDS Continuous Drain-Source Voltage (TJ = 25 to 125°C) –0.3 to 620 V

IDMaximum Current Internally limited A

VDD Supply Volt age 0 to 15 V

VOSC Voltage Range Input 0 to VDD V

VCOMP Voltage Range Input 0 to 5 V

ICOMP Maximum Continuous Current ±2 mA

VESD Ele c trosta ti c D is c h ar g e (R = 1. 5 kΩ; C=100pF ) 4000 V

ID(AR) Avalanche Drain-Source Current, Repetiti ve or Not Repeti tive

(Tc=100°C; Pul se width limit ed by TJ m ax; δ < 1 % ) 2A

Ptot Power Dissipation at Tc = 25º C 82 W

TjJunction Operating Temperature Internally limite d °C

Tstg Storage Tem perature -65 t o 150 °C

VIPer100-E 1 Ele c tri cal Data

5/29

1.2 Electrical Characteristics

TJ = 25°C; VDD = 13V, unles s otherwise specified

Table 2. Power Section

(1) On Inductive Load, Clamped.

Table 3. Supply Section

Table 4. Oscillato r Section

Symbol Parameter Test Conditions Min Typ Max Unit

BVDS Drain-Source Voltage ID = 1mA; VCOMP = 0V 620 V

IDSS Of f-State Drain

Current VCOMP = 0V; Tj = 125°C

VDS = 620V 1mA

RDS(on) Stati c Drai n-Source

On Resistance ID = 2A

ID = 2A; Tj = 100°C 2.3 2.5

4.5

Ω

tfFa ll Time ID = 0.2A ; VIN =300V (1)Figure 7 100 ns

tr Rise Time ID = 0.4A; VIN = 300V (1)Figure 7 50 ns

Coss Output Capacitance VDS = 25V 150 pF

Symbol Parameter Test Condi tions Min Typ Max Unit

IDDch Start-Up Charging Current VDD = 5V; V DS = 35V

(see Fig ure 6)(see Fig ure 11) -2 mA

IDD0 Operati ng Supply Current VDD = 12V; FSW = 0kHz

(see Fig ure 6) 12 16 mA

IDD1 Operati ng Supply Current VDD = 12V; Fsw = 100kHz 15.5 mA

VDD = 12V; Fsw = 200kHz 19 mA

VDDoff Undervoltage Shutdown (see Fig ure 6) 7.5 8 9 V

VDDon Undervoltage Reset (see Fig ure 6) 11 12 V

VDDhyst Hys te res i s Star t-u p (see Fig ure 6) 2.4 3 V

Symbol Parameter Test Conditions‘ Min Typ Max Unit

FSW Oscillator Frequency Total

Variation RT=8.2KΩ; CT=2.4nF

VDD= 9 to 1 5 V;

with RT± 1%; CT± 5%

(see Fig ure 10)( see Figure 14)

90 100 110 KHz

VOSCIH Oscillator Peak Voltage 7.1 V

VOSCIL Oscillator Valley Voltage 3.7 V

1 E lectrical Data VIPer100-E

6/29

Table 5. E rror Amplifi er Section

Table 6. PWM Com parator Section

Table 7. Shutdown and Ov ertemperature Section

Symbol Param eter Test Conditions‘ Min Typ Max Unit

VDDREG VDD Regulation Poi nt ICOMP=0mA (see Figure 5) 12.6 13 13.4 V

∆VDDreg Tota l Va riatio n Tj=0 to 100°C 2 %

GBW Unity Gain Bandwidth From Input =VDD to

Output = VCOMP

COMP pi n is open

(see Figure 15)

150 KHz

AVOL Open Loop Voltage Gain COMP pin is open

(see Figure 15) 45 52 dB

GmDC Transconductance VCOMP=2.5V(see Figure 5) 1.1 1.5 1.9 mA/V

VCOMPLO Output Low Level ICOMP=-400µA; VDD=14V 0.2 V

VCOMPHI Output High Level ICOMP=400µA; VDD=12V 4.5 V

ICOMPLO Output Low Current Cap abil ity VCOMP=2.5V; VDD=14V -600 µA

ICOMPHI Output High Current

Capability VCOMP=2.5V; VDD=12V 600 µA

Symbol Parameter Test Conditions‘ Min Typ Max Unit

HID ∆VCOMP / ∆IDPEAK VCOMP = 1 to 3 V 0.7 1 1.3 V/A

VCOMPoff VCOMP Offset IDPEAK = 10mA 0.5 V

IDpeak Peak Current Limitat ion VDD = 12V; COMP pin open 3 4 5.3 A

tdCurrent Sense Delay to Turn-

Off ID = 1A 250 ns

tbBlanking Time 250 360 ns

ton(min) Minimum On Time 350 1200 ns

Symbol Parameter Test Conditions‘ Min Typ Max Unit

VCOMPth Restart Threshold (see Fig ure 8) 0.5 V

tDISsu Disable Set Up Time (see Fig ure 8) 1.7 5 µs

Ttsd Thermal Shutdown

Temperature (s ee Figure 8) 140 170 °C

Thyst Thermal Shutdown Hy steresis (see Figure 8) 40 °C

VIPer100-E 2 Thermal Dat a

7/29

2 Thermal Data

Table 8. Therm al data

Symbol Parameter PENTAWATT HV Unit

RthJC Thermal Resistance Juncti on-case Max 1 .4 °C/W

RthJA Thermal Resistance Amb ient-case Max 60 °C/W

3 P in Description VIPer100-E

8/29

3 Pin Description

3.1 Drain Pin (Integrated Power MOSFET Drai n):

Integrated Power MOSFET drain pin. It provides internal bi as current during start-up via an

integrated high voltage current source which is switc hed off during normal operation. The

device is able to handle an unclamped current during its normal operation, assuring self

prot ection against voltage s urges, PCB stray inductance, and allowing a snubberl ess operation

for low output power.

3.2 Source Pin:

Power MOSFET source pin. Primary side circuit common ground connection.

3.3 VDD Pi n (Power Supply):

This pin provides two functions :

●It corresponds to the low voltage supply of t he control part of the circuit. If V DD goes below

8V, the start-up current source is activated and the output power MOSFET is switched off

until the VDD voltage reaches 11V. During this phase, the internal current consum pt ion is

reduced, the VDD pin is sourcing a current of about 2mA and the COMP pin is shorted to

ground. After th at, the current source is shut down, and the device trie s to start up by

switching agai n.

●This pin is also c onnect ed to the error amplifier, in order to allow primary as well as

secondary regulation configuration s. In case of primary regulat ion, an internal 13V

trimmed referenc e voltage is u sed to maintain VDD at 13V. For secondar y regulat i on, a

voltage between 8.5V and 12.5 V will b e put on VDD pin by transformer design, in order to

stuck the output of the transconductance amplifier to the high state. Th e COMP pin

behave s as a constant current source, and can easily be connected to the output of an

optocoupler. Note that any overvolt age due to regulation loop f ailure is still detected by the

error ampli fier through the VDD volta ge, which cannot overpass 13V. The outpu t voltage

will be som ewhat higher than the nom ina l one, but still un der control.

3.4 Compensation Pin

This pin provides two functions :

●It is the output of the error transconductance amplifier, and allows for t he connecti on of a

compens ation network to provide the desired transfer function of the regulation loop. Its

bandwidth can be easily adjusted to the needed value with usual components value. As

stated above, secondary regulation configuration s are also implemented throu gh the

COMP pin.

●When the COMP voltage is go ing below 0.5V, the shu t-down of the circuit occurs, with a

zero duty cycle for the power MOSFET. This feature can be used to switch off the

converter, and is automatically activa ted by the regulation loop (no matter what the

configuration is) to provide a burst mode operation in case of negligible output p ower or

open load condi tion.

VIPer100-E 3 Pin Description

9/29

3.5 OSC Pin (Oscillator Frequency):

An Rt-Ct network must be connected on that to define the switching frequency. Note that

des pite the connect ion of Rt to V DD, no significant frequency chan ge occurs for VDD va ryi n g

from 8V to 15V. It provides also a synchronisat ion c apabilit y, when c onnect ed to an external

freque ncy source.

Figure 1. Connection Diagrams (Top View)

Figure 2. Current and Voltage Conventi on

PENTAWATT HV PENTAWATT HV (022Y)

13V

OSC

COMP SOURCE

DRAINVDD

VCOMP

VOSC

VDD VDS

ICOMP

IOSC

IDD ID

FC00020

4 Typical Circui t VIPer100-E

10/29

4 Typical Circuit

Figure 3. Offline Power Suppl y With Auxiliary Supply Feedback

Figure 4. Offline Power S upply With Optocoupler Feedback

AC IN +Vcc

GND

BR1

TR2

C10

TR1

VIPer100

13V

OSC

COMP SOURCE

DRAINVDD

FC00081

C11

FC00091

AC IN

BR1

TR2

C10

TR1

C9C7

L2 +Vcc

GND

VIPer100

ISO1 R6

13V

OSC

COMP SOURCE

DRAINVDD

C11

VIPer100-E 5 Op erat ion Descri ption

11/29

5 Operation Description

5.1 Current Mode Topology:

The curre nt mode control method, like the one integrated in the VIPer100-E, u ses two control

loops - an inner current control loop and an outer loop for voltage cont rol. When the Power

MO SFE T output transistor is o n, the inductor current (primary side of the transform er) is

moni tored with a SenseFET tech nique and convert ed into a voltage VS proportional to thi s

current. When V S reaches VCOMP (the amplified output voltage error) t he power switch is

swi tched off. Thus, the out er voltage control loop defines the level at wh ich the inner loop

regulates peak current through the power switch and the primary winding of th e transformer.

Excellent open loop D. C. and dy namic line regulation is ensured due to the inherent input

voltage feedforward characteristic of the current mode control. This results in improved line

regulation, instantaneous correction to lin e chan ges, and better stability fo r the voltage

regulation loop .

Current mode topology also ensures good limitation in case there is a short circuit. During the

first phase the output current increases slowly following the dynamic of the regulation loop.

Then it reache s the maximum limitation current internally set and finally st ops because the

power supply on VDD is no longer correct. For specific applications the maximum peak current

intern ally set can be overridden by externally limiting the voltage excursion on the COM P pin.

An integrated blanki ng filter inhibits the PWM com parator output for a short tim e after the

integrated Power MOS FET is switched on. This function prevents anomalous or premature

termination of the switching pulse in case there are current sp ikes caused by primary side

capacitance or secondary side rectifier reverse recovery time.

5.2 Stand-by Mode

Stand-by operation in nearly open load conditi ons automatically leads to a burst mode

operat ion allowing voltage regulation on the secondary side. The transition from norm al

operat ion to burst mode operation happens for a power PSTBY given by :

Where:

LP is the primary inductance of the transformer. FSW is the normal switching frequency.

ISTBY is the minimum controll able current , corresponding to the minimum on time that the

dev ice is able to provide in normal operation. This current can b e comput ed as :

tb + td is t he sum of the blanking ti me and of the propagation time of the internal current sense

and comparator, and represents roughly the minimum on time of the device. Note: that PSTBY

may be affected by the efficienc y of the converter at lo w load, and must include the power

drawn on the primary auxili ary voltage.

PSTBY 1

---LPI2STBYFSW=

ISTBY tbtd

+()VIN

-----------------------------=

5 Op eration Descr iption VIPer100-E

12/29

As soon as the power goes below this limit, the auxili ary secondary voltage starts t o increas e

abov e the 13V regulation level , forcing the output volta ge of the transconduc tance amplifier to

low state (V COMP < VCOMPth). This s ituation leads to the shut down mode where the power

swit ch is maintai ned in the Of f state, resulting in missing cycles and zero duty cycle. As soon as

VDD gets back to the regula tion level and the VCOMPth threshold is reached, the device

operates again. The above cycle repeats indefinitely, providing a burst m ode of which the

effective duty cycle is mu ch lower than the minimum one when in normal operation. The

equivale nt switch ing frequency is also lower th an the normal one, leading to a reduce d

cons umption on the input main supply lines. This mode of operation allows the VI Per100-E to

meet the new Ge rman "Blue An gel" Norm with less than 1W to tal power consumption for the

system when working in stand-by mode. The output voltage remains regulated around the

normal le vel, with a low frequency ripple corresponding t o the burst mode. The amplitude of this

ripple is low, because of the output capa citors and low output current drawn in such

con ditions.The norm al operation resum es automat ically when the power gets back to high er

levels than PSTBY.

5.3 High Voltage Start-up Curren t Suorce

An integrated high voltage current source provides a bias current from the DRAIN pin during

the start-up phase. This current is partially absorbed by internal control circuits which are

placed into a st andby mode with reduced consumpti on and also provided to the external

capacitor connected to the V DD pin. As soon as t he volt age on this pin reaches the high v oltage

threshold V DDon of the UVLO logi c, the device becomes active mode and starts switching. The

start-up current generator is switched off, and the convert er should normally provide the

needed c urrent on the VDD pin through the auxiliary winding of the transformer, as shown on

(see Figure 11).

In case there are abnormal conditions where the auxiliary winding is unable to provide the l ow

voltage supply curre nt to the VDD pin (i.e. short circui t on the output of the converter), the

external capacitor discharges to the low thre shold voltage VDDoff of the UVLO logic, and the

device goes back to the inactive state where the internal circuits are in st andby mode and the

start-up current source is activated. The converter en ters a endless start-up cycle, with a start-

up duty cycle defined by the ratio of charging current towards dischargi ng when the VIPer100-

E tries to start. This ratio is fixed by design to 2A t o 15A, which gives a 12% start-up duty cycle

w hile the power dissipation at start-up is app roxima tely 0.6W, for a 230Vrms input voltage.

This low value start-up duty cycle prevents the appl ication of stress to the output rectifiers as

wel l as the transformer when a short circuit occurs.

The external capacitor CVDD on t he V DD pin must be sized according to the time needed by the

con verter to start up, when the device starts switching. This time tSS depend s on many

parameters, amo ng which transforme r design, output capacitors, soft start feature, and

compensation net work implemented on the COMP pin. The following formula can be used for

defining th e minimu m capacitor needed:

where:

IDD is the consumption current on the VDD pin when switching. Refer to specified IDD1 and IDD2

values.

tSS is the start up time of the converter when the device begins to switc h. Worst case is

generally at full load.

CVDD

IDDtSS

VDDhyst

-------------------->

VIPer100-E 5 Op erat ion Descri ption

13/29

VDDhyst is the voltage hysteresis of t he UVLO logic (refer to the minimum specified v alue).

The soft start featu re can be implement ed on the COMP pin through a simple capacitor which

w ill b e a ls o u s ed a s the compe n s ation netw or k . In this cas e, t he re g ula t ion lo op ban dw id th is

rather low, because of the large value of this cap acitor. In case a large regulat i on loop

bandwidth is mandatory, the schemat ics of (see Figure 17) can be used. It mixes a high

performanc e comp ensati on network together with a separate high value soft start capacitor.

Both s oft start time and regulation loop bandw idth can be ad juste d separately.

If the device is intentionally shut down by tying the COMP pin to ground, the device is a lso

performing start-up cycles, and the VDD voltage is oscillating between VDDon and VDDoff.

This voltage can be used for supplying external functions, provided that their consumption does

not exceed 0.5 mA. (see Figure 18) shows a typical appli cation of this function, wit h a latched

shu tdown. Once the "Shutdown" signal has been activated, the device remains in the Off state

until the input voltage is removed.

5.4 Transconductance Error Amplifier

The V IPer100-E include s a transcond uctance error amplifier. Transconduc tance Gm is the

cha nge in output current (ICOMP) versus change in input voltage (VDD). Thus:

The output impedance ZCOMP at the output of this amplifier (COMP pin) can be defined as:

This last equ ation show s that the open loop gain AVOL can be related to Gm and ZCOMP:

AVOL = Gm x ZCOMP

where Gm value for VIPer100-E is 1.5 mA/V t ypically.

Gm is def ined by spec ification, but ZCOMP and therefore AVOL are subject to large tolerances.

An impedance Z can be c onnect ed betw een the COMP pin and ground in order to define the

transf er function F of the e rror amplifier more accurately, according to the following equation

(very s imilar to the one above):

F(S) = Gm x Z(S )

The error amplifier frequenc y response is report ed in Figure 10. for different values of a simple

resistance connect ed on the COMP pin. The unloaded transconductance error amplifier shows

an internal ZCOMP of about 330K Ω. More complex impedance can be connected on the COMP

pin to achieve different com pensation level. A cap acitor will provide an integrator function, thus

eliminating the DC static error, and a resistance in series leads to a flat gain at higher

frequency, insuring a correct phase margin. This configur at ion is illustrated in Figure 20

As shown in Figure 19 an additional noise filtering capacitor of 2.2nF is generall y needed to

avo id any high frequency interference.

Is also possible t o implem ent a slope compens ation when working in continuous mode with

duty cycle higher than 50%. Figure 21 shows suc h a configuration. Note: R1 and C2 build t he

classical compensation network, and Q1 is i njecting the slope compensation with the correct

polarity from the osc illator sawtooth.

∂lCOMP

∂VDD

-------------------=

ZCOMP ∂VCOMP

∂ICOMP

---------------------1

--------∂VCOMP

∂VDD

-------------------------×==

5 Op eration Descr iption VIPer100-E

14/29

5.5 External Clock Synchronization:

The OS C pin provides a synchronisa tion capability when connected to an external frequenc y

source. Figure 21 shows one possible schemat ic to be adapted, depending the specific needs.

If the proposed schema tic is used, the pulse duration must be kept at a low va lue (500ns is

sufficient) for minimizing consumption. The optocoupler must be able to provide 20m A through

the optot ransistor.

5.6 Primary Peak Current Limitation

The primary IDPEAK current a nd, conseque ntl y, the output power can be limited using the

simple circuit shown in Figure 22 . The circui t based on Q1, R1 and R2 clamps the volta ge on

the COMP pin in order to limit t he primary peak current of the device to a value:

where:

The sugges t ed value for R1+R2 is in the range of 220KΩ.

5.7 Over-Temperature Protection

Ov er-temperature prote ction is based on chip temperature sensing. The minimum junction

temperat ure at which over-temperature cut-ou t occurs is 140ºC, while th e typical value is

170ºC. The device is automatically restarted when the junction te mpe rature decreases to the

restart temperature threshold that is typical ly 40ºC below the shutdown value (see Figure 13 )

IDPEAK VCOMP 0.5–

HID

--------------------------------=

VCOMP 0.6 R1R2

-------------------×=

VIPer100-E 5 Op erat ion Descri ption

15/29

5.8 Operation Pictures

Figure 5. VDD Regulati on Po i nt Fi gure 6. U ndervol tage Lockout

Fi gure 7. Transi t ion Time Fi gure 8. Shutdown Act i on

Figure 9. Breakdo wn Voltage vs. Tem per ature Figure 10. Typ ica l Freque ncy Va riation

ICOMP

ICOMPHI

COMPLO VDDreg

Slope =

Gm in mA/V

FC00150

VDDon

DDch

IDD0

VDDoff

VDS= 35 V

Fsw = 0

IDD

VDDhyst

FC00170

tf tr

10% Ipe ak

10% VD

90% VD

FC00160

VCOMP

VOSC

tDISsu

ENABLE DISABLEENABLE

COMPth

FC0006

Temperature (°C)

FC00180

0 20406080100120

0.95

1.05

1.1

1.15

BVDSS

(

Normalized)

Tem per ature (°C )

0 20 40 60 80 100 120

140

-5

-4

-3

-2

-1

1FC00190

(

5 Op erati on D escr iption VIPer100-E

16/29

Figure 11. Behavio ur of the high voltage curr ent sou rce at star t-up

Figure 12. Start-Up Waveforms

Ref.

UNDERVOLTAGE

LOCK OUT LOGIC

15 mA

1 mA

3 mA

2 mA

15 mA

VDD DRAIN

SOURC

VIPer100

A ux il iary primary

winding

VDD

DDoff

VDDon

Start up d u ty cycle ~ 12 %

CVDD

FC00100

VIPer100-E 5 Op erati on Descr i ption

17/29

Figure 13. Over-temperature P rotection

000

0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

000000000000

00000000

000000000000000000

0000000000000000

00000000

00000000000000000000

000

0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

000

00000000000000000000000000000

00000000

0000

000000000000000000

00000000

00000000000000000000000000

000

0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

000

0000

000000

0000000

00000

0000000

000000000000000000

0000000000000000000

000000

00000

0000000

000000

00000

000000

000

0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

00000000000000000000000000

0000000000000000000000000000

0000000

00000000000000000

SC 101 91

tsd

-T

h yst

ts c

dd on

dd off

com p

5 Op erati on D escr iption VIPer100-E

18/29

Figure 14. Oscillator

OSC

VDD

~360Ω

CLK

FC00050

40kHz

15nF

22nF

Forbidden are a

Ct(nF) = Fsw(kHz)

880

1 2 3 5 10 20 30 50

100

200

300

500

1,000

Rt (kΩ)

Frequency (kHz)

Oscillator frequency vs Rt and Ct

Ct = 1.5 nF

Ct = 2.7 nF

Ct = 4.7 nF

Ct = 10 nF

FC00030FC00030

For Rt > 1.2k Ω and Ct ≤ 40KHz

FSW 2.3

RtCt

-----------1 550

Rt150–

--------------------–

⎝⎠

⎛⎞

⋅=

VIPer100-E 5 Op erati on Descr i ption

19/29

Figure 15. Error Amplifier frequency Response

Figure 16. Error Amplifier Phase Response

0.001 0.01 0.1 1 10 100 1,00

(20)

Frequency (kHz)

Voltage Gain (dB)

RCOMP = +∞

RCOMP = 270k

RCOMP = 82k

RCOMP = 27k

RCOMP = 12k

FC00200

0.001 0.01 0.1 1 10 100 1,00

(50)

100

150

200

Fre que n c y ( kH z )

Phase (°)

RCOMP = +∞

RCOMP = 270k

RCOMP = 82k

RCOMP = 27k

RCOMP = 12k

FC00210

5 Op erati on D escr iption VIPer100-E

20/29

Figure 17. Mixed Soft Start and Co mpen sation Figure 18. Latched Shut Down

Figure 19. Typical Compensation Netwo rk Figure 20. Slope Compensa tion

Figu re 21 . E xt ernal Clock S in chronisa ti on Figure 22. Curr e nt Li m itation C i rc u it Exampl e

AUXILIAR

WINDING

13V

OSC

COMP SOURCE

DRAINVDD

VIPER100

C1 +C2

+C3

FC00131

13V

OSC

COMP SOURCE

DRAINVDD

VIPER100

Shutdown

R2R3

R4 D1

FC00110

13V

OSC

COMP SOURCE

DRAINVDD

VIPER100

FC00121

FC00141

13V

OSC

COMP SOURCE

DRAINVDD

VIPER100

R1R2

C1 R3

13V

OSC

COMP SOURCE

DRAINVDD

VIPER100

10 kΩ

FC00220

13V

OSC

COMP SOURCE

DRAINVDD

VIPER100

FC00240

VIPer100-E 6 Electrical Ove r Stress

21/29

6 Electrical Over Stress

6.1 Electrical Over Stress Ruggedness

The VI Per may be submitted to electrical over-stress, caused by violent input voltage surges or

lightning. Following the Layout Considerations is sufficient to prevent catastrophic damages

most of the time. However in some cases, the voltage surges coupled through the transformer

auxiliary winding can exceed the V DD pin absolute maximum rating voltage value. S uch events

may trigger the VDD in ternal protection circuitry which could be damaged by the strong

disch arge curren t of the VDD bulk capacitor. The sim ple RC fil ter shown in Figure 23 can be

imp lement ed to improve the application immuni ty to such surges.

Figure 23. Inpu t Volta ge S urg es Protecti on

ulk capacitor

(Optional)

22nF

Auxilliary windin

13V

OSC

COMPSOURCE

DRAIN

VDD

VIPerXX0

39R

7 La yout VIPer100-E

22/29

7 Layout

7.1 Layout Considerations

Some simple rule s insure a correct running of switching power supplies. They may be

classif i ed into two categories :

– Minimizing power loops: The switched power current must be carefully analysed and

the corresponding paths must be as small an inner loop area as possible. This avoids

radiated E MC noises, conduct ed EMC noises by magnetic coupling, and provides a

better efficiency by eliminating parasi tic inductances, especially on secondary side.

– Using diffe rent tracks for low level and powe r signals: Interference due to mixing of

signal and power may result in instabilities and/or anomalous behaviour of t he device

in case of violent power surge (Input overvoltages, output short circuits...).

In case of VIPer, the se rules apply as shown on (see Figure 24).

– Loops C1-T1-U1, C5-D2-T1, and C7-D1-T1 m ust be minimized.

– C6 must be as close as possible to T1.

– Signal components C2, IS O1, C3, and C4 are using a dedicat ed track connected

directly to the power source of the device.

Figure 24. Recommended Layout

VIPerXX0

13V

OSC

COMP SOURCE

DRAINVDD

ISO1

From input

io des bridge

To sec onda ry

filtering and loa

FC00500

VIPer100-E 8 Package Mechan ical Data

23/29

8 Pack age Mechanica l Da ta

In order to meet environmen tal requirements, ST offe rs these devices in ECOPACK®

packages. These packages have a Lead-free second level interconn ect . The category of

second Level Interconnect is marked on the package and on the inner box label, in compliance

w ith JEDEC Standa rd JESD97. The maxim um ratings related to sold ering conditions are also

marked on the inner box label. ECOPACK is an ST t rademark. ECOPACK specifications are

avail able at: www.st.com.

8 P ackage Mec hani cal Data VIPer100-E

24/29

Pentawatt HV Mechanical Data

Dim mm. inch

Min. Typ. Maw. Min. Typ. Max.

A 4.30 4.80 0.169 0.189

C 1.17 1.37 0.046 0.054

D 2.40 2.80 0.094 0.11

E 0.35 0.55 0.014 0.022

F 0.60 0.80 0.024 0.031

G1 4.91 5.21 0.193 0.205

G2 7.49 7.80 0.295 0.307

H1 9.30 9.70 0.366 0.382

H2 10.40 0.409

H3 10.05 10.40 0.396 0.409

L 15.60 17.30 6.14 0.681

L1 14.60 15.22 0.575 0.599

L2 21.20 21.85 0.835 0.860

L3 22.20 22.82 0.874 0.898

L5 2.60 3 0.102 0.118

L6 15.10 15.80 0.594 0.622

L7 6 6.60 0.236 0.260

M 2.50 3.10 0.098 0.122

M1 4.50 5.60 0.177 0.220

R0.50 0.02

V4 90°

Diam 3.65 3.85 0.144 0.152

P023H3

VIPer100-E 8 Package Mechan ical Data

25/29

Pentawatt HV 022Y ( Vertical High Pitch ) Mechanical Data

Dim mm. inch

Min. Typ. Maw. Min. Typ. Max.

A 4.30 4.80 0.169 0.189

C 1.17 1.37 0.046 0.054

D 2.40 2.80 0.094 0.110

E 0.35 0.55 0.014 0.022

F 0.60 0.80 0.024 0.031

G1 4.91 5.21 0.193 0.205

G2 7.49 7.80 0.295 0.307

H1 9.30 9.70 0.366 0.382

H2 10.40 0.409

H3 10.05 10.40 0.396 0.409

L 16.42 17.42 0.646 0.686

L1 14.60 15.22 0.575 0.599

L3 20.52 21.52 0.808 0.847

L5 2.60 3.00 0.102 0.118

L6 15.10 15.80 0.594 0.622

L7 6.00 6.60 0.236 0.260

M 2.50 3.10 0.098 0.122

M1 5.00 5.70 0.197 0.224

R 0.50 0.02 0.020

V4 90°90°

Diam 3.65 3.85 0.144 0.154

DIA

LL1

Resin between

leads

8 P ackage Mec hani cal Data VIPer100-E

26/29

Figure 25. Pentawatt HV Tube Shipment ( no suffix )

A ll di m e nsio ns a r e i n m m.

Base Q.ty 50

Bulk Q.ty 1000

Tube length ( ± 0.5 )532

A18

B33.1

C ( ± 0.1)1

VIPer100-E 9 Order Codes

27/29

9 Order Codes

PENTAWATT HV PENTA WATT HV ( 022Y)

VIPer100-E VIPer100-22-E

10 Revisi on history VIPer100-E

28/29

10 Revision history

Date Revision Changes

23-Sep-2005 1 Initi al r elease.

VIPer100-E 10 Revisi on hi story

29/29

nformation furnished is belie ved to be acc urate and reliable. However, S TMicroele ctronics assumes no res ponsibility for the consequence

f use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is grante

y i m pl i cation or oth erwis e under any pat ent or patent rights of S T M i croel ectron i cs . Spec i fications mentioned i n thi s publ icat i o n are subje

o change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are n

uthorized for use a s c ri tical com ponen ts in life support de vices or s ystems wi thout express written approval of STM i croel ectron ics.

The ST l ogo is a regi st ered tra dem ark of ST M i croel ec tronics.

All other nam es are th e prope rt y of their re spectiv e owners

STM i croelectron ic s g roup of co m panies

Austra l i a - Belgium - Brazil - Canada - China - Czech Republic - F i nl and - Fra nce - Germ any - Hong Kong - India - Isr ael - Italy - Japan -

Malaysia - Malta - M orocco - Singap ore - Spain - S weden - Sw i tzerland - Uni ted Kingdom - United States of America