HYB25DC256803C[E/F] HYB25DC256163C[E/F]

256-Mbit Double-Data-Rate SGRAM Green Product



Qimonda



HYB25D0	HYB25DC256803C[E/F], HYB25DC256163C[E/F]				
Revision History: 2008-03, Rev. 1.30					
Page	Subjects (major changes since last revision)				
all	Adapted Internet Edition				
all	Added new products				
3	Added CL2.5 and CL2 to table 1				
Previous	Revision: 2007-01, Rev. 1.20				

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

techdoc@qimonda.com



1 Overview

This chapter lists all main features of the product family 256-Mbit Double-Data-Rate SGRAM and the ordering information.

1.1 Features

- · Double data rate architecture: two data transfers per clock cycle
- · Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
- · DQS is edge-aligned with data for reads and is center-aligned with data for writes
- Differential clock inputs (CK and CK)
- · Four internal banks for concurrent operation
- · Data mask (DM) for write data
- · DLL aligns DQ and DQS transitions with CK transitions
- · Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- · Burst Lengths: 2, 4, or 8
- CAS Latency: 2, 2.5 or 3
- · Auto Precharge option for each burst access
- · Auto Refresh and Self Refresh Modes
- 7.8 μs Maximum Average Periodic Refresh Interval
- 2.5 V (SSTL_2 compatible) I/O
- $V_{\rm DDQ}$ = 2.5 V \pm 0.2 V (DDR200, DDR266, DDR333); $V_{\rm DDQ}$ = 2.6 V \pm 0.1 V (DDR400, DDR500)
- $V_{\rm DD}$ = 2.5 V ± 0.2 V (DDR200, DDR266, DDR333); $V_{\rm DD}$ = 2.6 V ± 0.1 V (DDR400, DDR500)
- PG-TSOPII-66 package
- · PG-TFBGA-60 package
- Lead- and halogene-free = green product

						ABLE 1 rformance
Part Number Speed Code			-4	- 5	-6	Unit
Speed Grade			DDR500	DDR400B	DDR333	_
Max. Clock Frequency	@CL3	f_{CK3}	250	200	166	MHz
@CL2.5 $f_{CK2.5}$			166	166	166	MHz
	@CL2	$f_{\rm CK2}$	133	133	133	MHz



1.2 Description

The 256-Mbit Double-Data-Rate SGRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. It is internally configured as a quad-bank DRAM.

The 256-Mbit Double-Data-Rate SGRAM uses a double-data-rate architecture to achieve high-speed operation. The double-data-rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 256-Mbit Double-Data-Rate SGRAM effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SGRAM during Reads and by the memory controller during Writes. DQS is edge-aligned with data for Reads and center-aligned with data for Writes.

The 256-Mbit Double-Data-Rate SGRAM operates from a differential clock (CK and $\overline{\text{CK}}$; the crossing of CK going HIGH and $\overline{\text{CK}}$ going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.Read and write accesses to the DDR SGRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access.

The DDR SGRAM provides for programmable Read or Write burst lengths of 2, 4 or 8 locations. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access. As with standard SDRAMs, the pipelined, multibank architecture of DDR SGRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided along with a power-saving power-down mode. All inputs are compatible with the Industry Standard for SSTL_2. All outputs are SSTL_2, Class II compatible.

Note: The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.





TABLE 2

Ordering Information for Lead free Products

		normation for Load froc i	
Organisation	Clock (MHz)	Package	Note
×8	250	PG-TSOPII-66	1)
	200		
	166		
×16	250		
	200		
	166		
×8	250	PG-TFBGA-60	1)
	200		
	166		
×16	250		
	200		
	166		
	×8 ×16 ×8	Organisation Clock (MHz) ×8 250 200 166 ×16 250 200 166 ×8 250 200 166 ×16 250 200 200 166 250 200 200	Organisation Clock (MHz) Package ×8 250 PG-TSOPII-66 200 166 PG-TSOPII-66 ×16 250 PG-TSOPII-66 ×8 250 PG-TFBGA-60 ×8 250 PG-TFBGA-60 ×16 250 PG-TFBGA-60

¹⁾ RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.

Note: Please check with your Qimonda representative that leadtime and availability of your preferred device type and version meet your project requirements.



2 Configuration

This chapter contains the chip configuration and block diagrams.

The chip configuration of a DDR SGRAM is listed by function in **Table 3**. The abbreviations used in the Buffer#Pin#/ column are explained in **Table 4** and **Table 5** respectively. The chip numbering for TSOP is depicted in **Figure 3**.

				TABLE 3 Pin Configuration of DDR SDRAM
Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Clock Signa	ls			<u> </u>
G2, 45	СК	I	SSTL	Clock Signal
G3, 46	CK	I	SSTL	Complementary Clock Signal
H3, 44	CKE	I	SSTL	Clock Enable
Control Sign	nals	<u> </u>	1	
H7, 23	RAS	I	SSTL	Row Address Strobe
G8, 22	CAS	I	SSTL	Column Address Strobe
G7, 21	WE	I	SSTL	Write Enable
H8, 24	CS	I	SSTL	Chip Select
Address Sig	nals		•	
J8, 26	BA0	I	SSTL	Bank Address Bus 2:0
J7, 27	BA1	I	SSTL	
K7, 29	A0	I	SSTL	Address Bus 11:0
L8, 30	A1	I	SSTL	
L7, 31	A2	I	SSTL	
M8, 32	A3	I	SSTL	
M2, 35	A4	I	SSTL	
L3, 36	A5	I	SSTL	
L2, 37	A6	I	SSTL	
K3, 38	A7	I	SSTL	
K2, 39	A8	I	SSTL	
J3, 40	A9	I	SSTL	
K8, 28	A10	I	SSTL	
	AP	I	SSTL]
J2, 41	A11	I	SSTL]
H2, 42	A12	I	SSTL	Address Signal 12
	NC	NC	_	Note: 128 Mbit or smaller dies
F9, 17	A13	I	SSTL	Address Signal 13
				Note: 1 Gbit based dies
l	NC	NC		Note: 512 Mbit or smaller dies



Ball#/Pin#	Name	Pin Type	Buffer Type	Function			
Data Signals ×	8 organizatio	n					
A8, 2	DQ0	I/O	SSTL	Data Signal 7:0			
B7, 5	DQ1	I/O	SSTL				
C7, 8	DQ2	I/O	SSTL				
D7, 11	DQ3	I/O	SSTL				
D3, 56	DQ4	I/O	SSTL				
C3, 59	DQ5	I/O	SSTL				
B3, 62	DQ6	I/O	SSTL				
A2, 65	DQ7	I/O	SSTL				
Data Strobe ×8	organisatio	n					
E3, 51	DQS	I/O	SSTL	Data Strobe			
Data Mask ×8 o	organization						
F3, 47	DM	I	SSTL	Data Mask			
Data Signals ×	16 organizati	on					
A8, 2	DQ0	I/O	SSTL	Data Signal 15:0			
B9, 4	DQ1	I/O	SSTL				
B7, 5	DQ2	I/O	SSTL				
C9, 7	DQ3	I/O	SSTL				
C7, 8	DQ4	I/O	SSTL				
D9, 10	DQ5	I/O	SSTL				
D7, 11	DQ6	I/O	SSTL				
E9, 13	DQ7	I/O	SSTL				
E1, 54	DQ8	I/O	SSTL				
D3, 56	DQ9	I/O	SSTL				
D1, 57	DQ10	I/O	SSTL				
C3, 59	DQ11	I/O	SSTL				
C1, 60	DQ12	I/O	SSTL				
B3, 62	DQ13	I/O	SSTL				
B1, 63	DQ14	I/O	SSTL				
A2, 65	DQ15	I/O	SSTL				
Data Strobe ×1	6 organization	on					
E3, 51	UDQS	I/O	SSTL	Data Strobe Upper Byte			
E7, 16	LDQS	I/O	SSTL	Data Strobe Lower Byte			
Data Mask ×16	organization	1					
F3, 47	UDM	I	SSTL	Data Mask Upper Byte			
F7, 20	LDM	I	SSTL	Data Mask Lower Byte			
Power Supplies							
F1, 49	V_{REF}	Al	_	I/O Reference Voltage			
A9, B2, C8, D2, E8, 3, 9, 15, 55, 61	V_{DDQ}	PWR	_	I/O Driver Power Supply			



Ball#/Pin#	Name	Pin Type	Buffer Type	Function
A7, F8, M7, 1, 18, 33	V_{DD}	PWR	_	Power Supply
A1, B8, C2, D8, E2, 6, 12, 52, 58, 64	V_{SSQ}	PWR	_	Power Supply
A3,F2, M3, 34, 48, 66,	$V_{\rm SS}$	PWR	_	Power Supply
Not Connected				
A2, A8, C3, C7, 2, 8, 59, 65	NC	NC	_	Not Connected
B1, B9, C1, C9, D1, D9, E1, E7, E9, F7, 4, 7, 10, 13, 16, 20, 54, 57, 60, 63	NC	NC	_	Not Connected Note: ×8 organisation
F9, 14, 17, 19,	NC	NC	_	Not Connected
25,43, 50, 53				Note: x16,x8 organization

TABLE 4

Abbreviations for Pin Type

	Abbieviations for i'm Type
Abbreviation	Description
I	Standard input-only pin. Digital levels
0	Output. Digital levels
I/O	I/O is a bidirectional input/output signal
Al	Input. Analog levels
PWR	Power
GND	Ground
NC	Not Connected

TABLE 5

Abbreviations for Buffer Type

	/ tobiotidations for Editor Type
Abbreviation	Description
SSTL	Serial Stub Terminalted Logic (SSTL2)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR



								FIGURE 1
Pin Config	uratio	n PG-	TFBGA-60	(x8)	Гор V	iew, s	ee the	e balls through the package
1	2	3	4 5	6	7	8	9	
V _{SS}	DQ7	$V_{\rm SS}$	A		V_{DD}	DQ0	V_{DDQ}	
N.C	V_{DDQ}	DQ6	В		DQ1	V_{SSQ}	N.C.	
N.C	. V _{SSQ}	DQ5	С		DQ2	V_{DDQ}	N.C.	
N.C	V_{DDQ}	DQ4	D		DQ3	V_{SSQ}	N.C.	
N.C	. V _{SSQ}	DQS	E		N.C.	V_{DDQ}	N.C.	
V_{RE}	V _{SS}	DM	F		N.C.	V_{DD}	N.C.	
	СК	CK	G		WE	CAS		
	A12	CKE	н		RAS	CS		
	A11	A9	J		BA1	BA0		
	A8	A7	к		A0	A10/AP		
	A6	A5			A2	A1		
	A4	$V_{\rm SS}$	М		V_{DD}	А3		
			x8					
						MPF	PD0470	



FIGURE 2

Pin Config	uratio	n PG-T	FBGA	A-60 (x16)	Гор V	iew, s	ee the	e balls through the package
	2	3	4	5	6	7	8	9	
Ve		Ī]	Α		V_{DD}	DQ0	V_{DDQ}	
DC	14 V _{DD}	DQ13		В		DQ2	$V_{\sf SSQ}$	DQ1	
DO	12 V _{SSC}	DQ11	1	С		DQ4	V_{DDQ}	DQ3	
DQ	10 V _{DD}	DQ9		D		DQ6	V_{SSQ}	DQ5	
De	08 V _{SSC}	UDQS		Е		LDQS	V_{DDQ}	DQ7	
V_{f}	EF V _{SS}	UDM		F		LDM	V_{DD}	N.C.	
	СК	CK		G		WE	CAS		
	A12	CKE		Н		RAS	cs		
	A11	A9		J		BA1	BA0		
	A8	A7		K		A0	A10/AP		
	A6	A5	_	L		A2	A1		
	A4	$V_{\rm SS}$		М		V_{DD}	А3		
				x16			MP	PD0480	



FIGURE 3 **Chip Configuration PG-TSOPII-66** x 8 x 16 $V_{\rm SS}$ 10 66 V_{DD} V_{DD} V_{SS} DQ0 DQ0 2 65 DQ15 DQ7 3 64 V_{DDQ} V_{DDQ} $V_{\rm SSQ}$ V_{SSQ} N.C. DQ1 4 63 DQ14 N.C. DQ1 DQ2 5 62 **DQ13** DQ6 6 61 V_{SSQ} V_{SSQ} V_{DDQ} V_{DDQ} N.C. DQ3 7 DQ12 N.C. 60 DQ2 DQ4 DQ11 DQ5 8 59 9 58 V_{DDQ} V_{DDQ} V_{SSQ} V_{SSQ} N.C. DQ5 10 57 DQ10 N.C. DQ3 DQ4 DQ6 11 56 DQ9 12 55 V_{SSQ} V_{SSQ} V_{DDQ} V_{DDQ} N.C. DQ7 13 54 DQ8 N.C. N.C. N.C. 14 53 N.C. N.C. $V_{\rm SSQ}$ V_{DDQ} V_{DDQ} 15 52 V_{SSQ} **LDQS UDQS** DQS N.C. 16 51 N.C.,A13 N.C.,A13 17 50 N.C. N.C. V_{DD} 18 49 V_{DD} V_{REF} V_{REF} N.C. N.C. 19 48 V_{SS} V_{SS} N.C. LDM **20** 47 **UDM** DM WE WE 21 46 CK CK CAS CAS **22** 45 CK CK CKE RAS RAS 23 44 CKE CS₀ CS₀ **24** 43 N.C. N.C. 25 42 N.C.,A12 N.C.,A12 N.C. N.C. A11 BA0 BA0 26 41 A11 BA1 BA1 27 40 Α9 Α9 A10/AP 28 A10/AP 39 Α8 Α8 29 A0 Α0 38 Α7 Α7 Α1 30 37 Α1 A6 A6 A2 36 A2 31 A5 **A5** А3 А3 32 35 Α4 A4 V_{DD} V_{DD} 33 34 V_{SS} V_{SS} MPPD0450



3 Functional Description




TABLE 6

			Mode Register Definition
Field	Bits	Type ¹⁾	Description
BL	[2:0]	W	Burst Length Number of sequential bits per DQ related to one read/write command. Note: All other bit combinations are RESERVED.
			001 _B 2 010 _B 4 011 _B 8
ВТ	3		Burst Type 0 Sequential 1 Interleaved
CL	[6:4]		CAS Latency Number of full clocks from read command to first data valid window. Note: All other bit combinations are RESERVED.
			101 _B 1.5 010 _B 2 110 _B 2.5 011 _B 3 Note: CL = 1.5 for DDR200 components only
MODE	[12:7]		Operating Mode Note: All other bit combinations are RESERVED.
			000000 Normal Operation without DLL Reset 000010 Normal Operation with DLL Reset

¹⁾ W = write only register bit



TABLE 7

					Burst Definition
Burst Length	Starting Column Address			Order of	Accesses Within a Burst
	A2	A1	A0	Type = Sequential	Type = Interleaved
2			0	0-1	0-1
			1	1-0	1-0
4		0	0	0-1-2-3	0-1-2-3
		0	1	1-2-3-0	1-0-3-2
		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
8	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

Notes

- 1. For a burst length of two, A1-Ai selects the two-data-element block; A0 selects the first access within the block.
- 2. For a burst length of four, A2-Ai selects the four-data-element block; A0-A1 selects the first access within the block.
- 3. For a burst length of eight, A3-Ai selects the eight-data- element block; A0-A2 selects the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.



BA1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
0 1 OPERATING MODE DS DLL										DLL				
												<u> </u>	<u> </u>	1PBD2100

TABLE 8 Extended Mode Register Field Bits Type¹⁾ **Description** DLL W 0 **DLL Status Enabled** 0_{B} Disabled 1_B **Drive Strength** DS 1 Normal 0_B Weak 1_B MODE **Operating Mode** [12:2] Note: All other bit combinations are RESERVED. $00000000000_{\rm B}$ Normal Operation

¹⁾ W = write only register bit



TABLE 9

					Truth Table	a 1a: Con	nmands
Name (Function)	cs	RAS	CAS	WE	Address	MNE	Notes
Deselect (NOP)	Н	Х	Х	Х	Х	NOP	1)2)
No Operation (NOP)	L	Н	Н	Н	Х	NOP	1)2)
Active (Select Bank And Activate Row)	L	L	Н	Н	Bank/Row	ACT	1)3)
Read (Select Bank And Column, And Start Read Burst)	L	Н	L	Н	Bank/Col	Read	1)4)
Write (Select Bank And Column, And Start Write Burst)	L	Н	L	L	Bank/Col	Write	1)4)
Burst Terminate	L	Н	Н	L	Х	BST	1)5)
Precharge (Deactivate Row In Bank Or Banks)	L	L	Н	L	Code	PRE	1)6)
Auto Refresh Or Self Refresh (Enter Self Refresh Mode)	L	L	L	Н	Х	AR/SR	1)7)8)
Mode Register Set	L	L	L	L	Op-Code	MRS	1)9)

- 1) CKE is HIGH for all commands shown except Self Refresh. V_{REF} must be maintained during Self Refresh operation
- 2) Deselect and NOP are functionally interchangeable.
- 3) BA0-BA1 provide bank address and A0-Ai provide column address (where i = 9 for x8, i = 8 for x16).
- 4) BA0, BA1 provide bank address; A0-Ai provide column address (where i = 9 for x8, i = 8 for x16); A10 HIGH enables the Auto Precharge feature (nonpersistent), A10 LOW disables the Auto Precharge feature.
- 5) Applies only to read bursts with Auto Precharge disabled; this command is undefined (and should not be used) for read bursts with Auto Precharge enabled or for write bursts.
- 6) A10 LOW: BA0, BA1 determine which bank is precharged.A10 HIGH: all banks are precharged and BA0, BA1 are "Don't Care".
- 7) This command is Auto Refresh if CKE is HIGH; Self Refresh if CKE is LOW.
- 8) Internal refresh counter controls row and bank addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 9) BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A12 provide the op-code to be written to the selected Mode Register).



TABLE 10

Truth 1	Γable 1b:	DM Operation
---------	-----------	---------------------

Tructi	14010 11	7. Dill Op	oracioni
Name (Function)	DM	DQs	Note
Write Enable	L	Valid	1)
Write Inhibit	Н	X	

¹⁾ Used to mask write data; provided coincident with the corresponding data.

TABLE 11

Truth Table 2: Clock Enable (CKE)

				Truth Table 2: Clock Enai	DIE (CKE)
Current State	CKE n-1	CKEn	Command n	Action n	Note
	Previous Cycle	Current Cycle			
Self Refresh	L	L	Х	Maintain Self-Refresh	1)
Self Refresh	L	Н	Deselect or NOP	Exit Self-Refresh	2)
Power Down	L	L	Х	Maintain Power-Down	_
Power Down	L	Н	Deselect or NOP	Exit Power-Down	_
All Banks Idle	Н	L	Deselect or NOP	Precharge Power-Down Entry	_
All Banks Idle	Н	L	AUTO REFRESH	Self Refresh Entry	_
Bank(s) Active	Н	L	Deselect or NOP	Active Power-Down Entry	_
	Н	Н	See Table 12	-	_

¹⁾ V_{REF} must be maintained during Self Refresh operation

Notes

- 1. CKEn is the logic state of CKE at clock edge n: CKE n-1 was the state of CKE at the previous clock edge.
- 2. Current state is the state of the DDR SGRAM immediately prior to clock edge n.
- 3. COMMAND n is the command registered at clock edge n, and ACTION n is a result of COMMAND n.
- 4. All states and sequences not shown are illegal or reserved.

²⁾ Deselect or NOP commands should be issued on any clock edges occurring during the Self Refresh Exit (t_{XSNR}) period. A minimum of 200 clock cycles are needed before applying a read command to allow the DLL to lock to the input clock.



TABLE 12

Truth Table 3: Current State Bank n - Command to Bank n (same bank)

					ii rabio oi carrone	Otato Bank ii Gommana to Bank ii	(Sums Burne)
Current State	cs	RAS	CAS	WE	Command	Action	Note
Any	Н	Х	Х	Х	Deselect	NOP. Continue previous operation.	1)2)3)4)5)6)
	L	Н	Н	Н	No Operation	NOP. Continue previous operation.	1) to 6)
Idle	L	L	Н	Н	Active	Select and activate row	1) to 6)
	L	L	L	Н	AUTO REFRESH	-	1) to7)
	L	L	L	L	MODE REGISTER SET	-	1) to 7)
Row Active	L	Н	L	Н	Read	Select column and start Read burst	1) to 6),8)
	L	Н	L	L	Write	Select column and start Write burst	1) to 6),8)
	L	L	Н	L	Precharge	Deactivate row in bank(s)	1) to 6),9)
Read (Auto	L	Н	L	Н	Read	Select column and start new Read burst	1) to 6),8)
Precharge	L	L	Н	L	Precharge	Truncate Read burst, start Precharge	1) to 6),9)
Disabled)	L	Н	Н	L	BURST TERMINATE	BURST TERMINATE	1) to 6),10)
Write (Auto	L	Н	L	Н	Read	Select column and start Read burst	1) to 6), 8),11)
Precharge	L	Н	L	L	Write	Select column and start Write burst	1) to 6),8)
Disabled)	L	L	Н	L	Precharge	Truncate Write burst, start Precharge	1) to 6),9),11)

- 1) This table applies when CKE n-1 was HIGH and CKE n is HIGH (see **Table 11** and after t_{XSNR}/t_{XSRD} has been met (if the previous state was self refresh).
- 2) This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 3) Current state definitions:Idle: The bank has been precharged, and t_{RP} has been met.Row Active: A row in the bank has been activated, and t_{RCD} has been met. No data bursts/accesses and no register accesses are in progress.Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4) The following states must not be interrupted by a command issued to the same bank. Precharging: Starts with registration of a Precharge command and ends when t_{RP} is met. Once t_{RP} is met, the bank is in the idle state. Row Activating: Starts with registration of an Active command and ends when t_{RCD} is met. Once t_{RCD} is met, the bank is in the "row active" state. Read w/Auto Precharge Enabled: Starts with registration of a Read command with Auto Precharge enabled and ends when t_{RP} has been met. Once t_{RP} is met, the bank is in the idle state. Write w/Auto Precharge Enabled: Starts with registration of a Write command with Auto Precharge enabled and ends when t_{RP} has been met. Once t_{RP} is met, the bank is in the idle state. Deselect or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and according to Table 13.
- 5) The following states must not be interrupted by any executable command; Deselect or NOP commands must be applied on each positive clock edge during these states.Refreshing: Starts with registration of an Auto Refresh command and ends when t_{RFC} is met, the DDR SGRAM is in the "all banks idle" state.Accessing Mode Register: Starts with registration of a Mode Register Set command and ends when t_{MRD} has been met. Once t_{MRD} is met, the DDR SGRAM is in the "all banks idle" state.Precharging All: Starts with registration of a Precharge All command and ends when t_{RP} is met. Once t_{RP} is met, all banks is in the idle state.
- 6) All states and sequences not shown are illegal or reserved.
- 7) Not bank-specific; requires that all banks are idle.
- 8) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 9) May or may not be bank-specific; if all/any banks are to be precharged, all/any must be in a valid state for precharging.
- 10) Not bank-specific; BURST TERMINATE affects the most recent Read burst, regardless of bank.
- 11) Requires appropriate DM masking.



TABLE 13

Truth Table 4: Current State Bank n - Command to Bank m (different bank)

Current State	cs	RAS	CAS	WE	Command	Action	Note
Any	Н	Х	Х	Х	Deselect	NOP. Continue previous operation.	1)2)3)4)5)6)
	L	Н	Н	Н	No Operation	NOP. Continue previous operation.	1) to 6)
Idle	Х	Х	Х	Х	Any Command Otherwise Allowed to Bank m	vise Allowed to	
Row Activating,	L	L	Н	Н	Active	Select and activate row	1) to 6)
Active, or	L	Н	L	Н	Read	Select column and start Read burst	1) to7)
Precharging	L	Н	L	L	Write	Select column and start Write burst	1) to 7)
	L	L	Н	L	Precharge	_	1) to 6)
Read (Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge	L	Н	L	Н	Read	Select column and start new Read burst	1) to 7)
Disabled)	L	L	Н	L	Precharge	_	1) to 6)
Write (Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge	L	Н	L	Н	Read	Select column and start Read burst	1) to8)
Disabled)	L	Н	L	L	Write	Select column and start new Write burst	1) to 7)
	L	L	Н	L	Precharge	_	1) to 6)
Read (With Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge)	L	Н	L	Н	Read	Select column and start new Read burst	1) to 7),9)
	L	Н	L	L	Write	Select column and start Write burst	1) to 7),9),10)
	L	L	Н	L	Precharge	_	1) to 6)
Write (With Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge)	L	Н	L	Н	Read	Select column and start Read burst	1) to 7),9)
	L	Н	L	L	Write	Select column and start new Write burst	1) to 7),9)
	L	L	Н	L	Precharge	_	1) to 6)

- This table applies when CKE n-1 was HIGH and CKE n is HIGH (see Table 11: Clock Enable (CKE) and after t_{XSNR}/t_{XSRD} has been met (if the previous state was self refresh).
- 2) This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3) Current state definitions:Idle: The bank has been precharged, and t_{RP} has been met.Row Active: A row in the bank has been activated, and t_{RCD} has been met. No data bursts/accesses and no register accesses are in progress.Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.Read with Auto Precharge Enabled: See ¹⁰⁾.Write with Auto Precharge Enabled: See ¹⁰⁾.
- 4) AUTO REFRESH and Mode Register Set commands may only be issued when all banks are idle.
- 5) A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6) All states and sequences not shown are illegal or reserved.
- 7) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 8) Requires appropriate DM masking.
- 9) **Concurrent Auto Precharge:**This device supports "Concurrent Auto Precharge". When a read with auto precharge or a write with auto precharge is enabled any command may follow to the other banks as long as that command does not interrupt the read or write data transfer and all other limitations apply (e.g. contention between READ data and WRITE data must be avoided). The minimum delay from a read or write command with auto precharge enable, to a command to a different banks is summarized in **Table 14**.



10) A Write command may be applied after the completion of data output.

		TA Truth Table 5: Concurrent Auto I	BLE 14 Precharg
From Command	To Command (different bank)	Minimum Delay with Concurrent Auto Precharge Support	Unit
WRITE w/AP	Read or Read w/AP	1 + (BL/2) + t _{WTR}	t_{CK}
	Write to Write w/AP	BL/2	t_{CK}
	Precharge or Activate	1	t_{CK}
Read w/AP	Read or Read w/AP	BL/2	t_{CK}
	Write or Write w/AP	CL (rounded up) + BL/2	t_{CK}
l	Precharge or Activate	1	t_{CK}



4 Electrical Characteristics

This chapter describes the electrical characteristics.

4.1 Operating Conditions

This chapter contains the operating conditions tables.

	TAB	LE 15
Absolute	Maximum	Ratings

Absolute Maximum Ratings											
Parameter	Symbol	Values			Unit	Note/ Test					
		Min.	Тур.	Max.		Condition					
Voltage on I/O pins relative to $V_{\rm SS}$	V_{IN}, V_{OUT}	-0.5	_	V _{DDQ} + 0.5	V	_					
Voltage on inputs relative to $V_{\rm SS}$	V_{IN}	- 1	-	+3.6	V						
Voltage on $V_{\rm DD}$ supply relative to $V_{\rm SS}$	V_{DD}	- 1	-	+3.6	V						
Voltage on $V_{\rm DDQ}$ supply relative to $V_{\rm SS}$	V_{DDQ}	- 1	_	+3.6	V	_					
Operating temperature (ambient)	T_{A}	0	_	+70	°C	_					
Storage temperature (plastic)	T_{STG}	- 55	_	+150	°C	_					
Power dissipation (per DDR SGRAM component)	P_{D}	_	1	_	W	_					
Short circuit output current	I_{OUT}		50	_	mA	_					

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

TABLE 16

Input and Output Capacitance											
Parameter	Symbol		Values			Note/ Test Condition					
		Min.	Тур.	Max.							
Input Capacitance: CK, CK	C _{I1}	2.0	_	3.0	pF	1)					
Delta Input Capacitance	C _{dl1}	_	_	0.25	pF	1)					
Input Capacitance: All other input-only pins	C _{I2}	2.0	_	3.0	pF	1)					
Delta Input Capacitance: All other input-only pins	C _{dIO}	_	_	0.5	pF	1)					
Input/Output Capacitance: DQ, DQS, DM	C _{IO}	4.0	_	5.0	pF	1)2)					
Delta Input/Output Capacitance: DQ, DQS, DM	C _{dIO}	_	_	0.5	pF	1)					

¹⁾ These values are guaranteed by design and are tested on a sample base only. $V_{\rm DDQ} = V_{\rm DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$, f = 100 MHz, T₁ = 25 °C. $V_{\rm DDQ} = V_{\rm DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$, f = 100 MHz, the sample base only. $V_{\rm DDQ} = V_{\rm DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$, f = 100 MHz, the sample base only. $V_{\rm DDQ} = V_{\rm DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$, f = 100 MHz, the sample base only. $V_{\rm DDQ} = V_{\rm DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$, f = 100 MHz, the sample base only. $V_{\rm DDQ} = V_{\rm DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$, f = 100 MHz, the sample base only. $V_{\rm DDQ} = V_{\rm DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$, f = 100 MHz, the sample base only. $V_{\rm DDQ} = V_{\rm DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$, f = 100 MHz, the sample base only. $V_{\rm DDQ} = V_{\rm DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$, f = 100 MHz, the sample base only. $V_{\rm DDQ} = V_{\rm DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$, f = 100 MHz, the sample base only. $V_{\rm DDQ} = V_{\rm DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$, f = 100 MHz, the sample base only. $V_{\rm DDQ} = V_{\rm DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$, f = 100 MHz, the sample base only. $V_{\rm DDQ} = V_{\rm DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$, f = 100 MHz, the sample base only.

T_A = 25 °C, V_{OUT(DC)} = V_{DDQ}/2, V_{OUT} (Peak to Peak) 0.2 V. Unused pins are tied to ground.
 DM inputs are grouped with I/O pins reflecting the fact that they are matched in loading to DQ and DQS to facilitate trace matching at the board level.



TABLE 17

Electrical Characteristics and DC Operating Condition									
Parameter	Symbol		Values		Unit	Note/Test Condition ¹⁾			
		Min.	Тур.	Max.					
Device Supply Voltage	V_{DD}	2.3	2.5	2.7	V	f _{CK} ≤ 166 MHz			
Device Supply Voltage	V_{DD}	2.5	2.6	2.7	V	$f_{\rm CK}$ > 166 MHz ²⁾			
Output Supply Voltage	V_{DDQ}	2.3	2.5	2.7	V	$f_{\rm CK} \le 166$ MHz ³⁾			
Output Supply Voltage	V_{DDQ}	2.5	2.6	2.7	V	$f_{\rm CK} > 166 {\rm MHz}^{2)3)}$			
Supply Voltage, I/O Supply Voltage	$V_{\rm SS},V_{\rm SSQ}$	0		0	V	_			
Input Reference Voltage	V_{REF}	$0.49 \times V_{DDQ}$	$0.5 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	4)			
I/O Termination Voltage (System)	V_{TT}	V _{REF} – 0.04		V _{REF} + 0.04	V	5)			
Input High (Logic1) Voltage	$V_{IH(DC)}$	V _{REF} + 0.15		$V_{DDQ} + 0.3$	V	6)			
Input Low (Logic0) Voltage	$V_{IL(DC)}$	-0.3		V _{REF} – 0.15	V	6)			
Input Voltage Level, CK and CK Inputs	$V_{IN(DC)}$	-0.3		V _{DDQ} + 0.3	V	6)			
Input Differential Voltage, CK and CK Inputs	$V_{ID(DC)}$	0.36		V _{DDQ} + 0.6	V	6)7)			
VI-Matching Pull-up Current to Pull-down Current	V_{Ratio}	0.71		1.4	_	8)			
Input Leakage Current	I_{I}	-2		2	μА	Any input 0 V \leq V _{IN} \leq V _{DD} ; All other pins not under test = 0 V ⁹			
Output Leakage Current	I_{OZ}	- 5		5	μА	DQs are disabled; $0 \text{ V} \le V_{OUT} \le V_{DDQ}^{9)}$			
Output High Current, Normal Strength Driver	I_{OH}	_		-16.2	mA	V _{OUT} = _{1.95 V}			
Output Low Current, Normal Strength Driver	I_{OL}	16.2		_	mA	V _{OUT} = 0.35 V			

- 2) DDR400 conditions apply for all clock frequencies above 166 MHz
- 3) Under all conditions, $V_{\rm DDQ}$ must be less than or equal to $V_{\rm DD}.$
- 4) Peak to peak AC noise on V_{REF} may not exceed \pm 2% $V_{\text{REF},DC}$. V_{REF} is also expected to track noise variations in V_{DDQ} . 5) V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} , and must track variations in the DC level of $\ensuremath{V_{\mathrm{REF}}}$
- 6) Inputs are not recognized as valid until $\ensuremath{V_{\mathrm{REF}}}$ stabilizes.
- 7) $V_{\rm ID}$ is the magnitude of the difference between the input level on CK and the input level on $\overline{\rm CK}$.
- 8) The ratio of the pull-up current to the pull-down current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to source voltage from 0.25 to 1.0 V. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 9) Values are shown per pin.



4.2 AC Characteristics

(Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, $I_{\rm DD}$ Specifications and Conditions, and Electrical Characteristics and AC Timing.)

Notes

- 1. All voltages referenced to $V_{\rm SS}$.
- 2. Tests for AC timing, $I_{\rm DD}$, and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. **Figure 4** represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics).
- 4. AC timing and I_{DD} tests may use a V_{IL} to V_{IH} swing of up to 1.5 V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK, CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1 V/ns in the range between $V_{IL(AC)}$ and $V_{IH(AC)}$.
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level).
- 6. For System Characteristics like Setup & Holdtime Derating for Slew Rate, I/O Delta Rise/Fall Derating, DDR SGRAM Slew Rate Standards, Overshoot & Undershoot specification and Clamp V-I characteristics see the latest Industry specification for DDR components.






TABLE 18

AC Operating Conditions

7.0 Operating Condition								
Parameter	Symbol	Values			Note/ Test			
		Min.	Max.		Condition			
Input High (Logic 1) Voltage, DQ, DQS and DM Signals	$V_{IH(AC)}$	V _{REF} + 0.31	_	V	1)2)3)			
Input Low (Logic 0) Voltage, DQ, DQS and DM Signals	$V_{IL(AC)}$	_	$V_{\sf REF}$ – 0.31	V	1)2)3)			
Input Differential Voltage, CK and CK Inputs	$V_{ID(AC)}$	0.7	$V_{\rm DDQ}$ + 0.6	V	1)2)3)4)			
Input Closing Point Voltage, CK and CK Inputs	$V_{IX(AC)}$	$0.5 \times V_{\mathrm{DDQ}}$ – 0.2	$0.5 \times V_{\mathrm{DDQ}}$ + 0.2	V	1)2)3)5)			

- 1) $V_{\text{DDQ}} = 2.5 \text{ V} \pm 0.2 \text{ V}, V_{\text{DD}} = +2.5 \text{ V} \pm 0.2 \text{ V} \text{ (DDR200 DDR333)}; V_{\text{DDQ}} = 2.6 \text{ V} \pm 0.1 \text{ V}, V_{\text{DD}} = +2.6 \text{ V} \pm 0.1 \text{ V} \text{ (DDR400)}; 0 \text{ °C} \leq T_{\text{A}} \leq 70 \text{ °C}$
- 2) Input slew rate = 1 V/ns.
- 3) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes.
- 4) $V_{\rm ID}$ is the magnitude of the difference between the input level on CK and the input level on $\overline{\rm CK}$.
- 5) The value of $V_{\rm IX}$ is expected to equal 0.5 \times $V_{\rm DDQ}$ of the transmitting device and must track variations in the DC level of the same.

TABLE 19

						AC Timing	- Abso	ute S	pecifications
Parameter	Symbol	-4		-5		-6		Unit	
		DDR500		DDR400B		DDR333			Condition 1)
		Min.	Max.	Min.	Max.	Min.	Max.		
DQ output access time from CK/CK	t _{AC}	-0.5	+0.5	-0.5	+0.5	-0.7	+0.7	ns	2)3)4)5)
CK high-level width	t_{CH}	0.45	0.55	0.45	0.55	0.45	0.55	t_{CK}	2)3)4)5)
Clock cycle time	t _{CK}	4	12	5	7.5	6	12	ns	CL = 3.0 2)3)4)5)
CK low-level width	t_{CL}	0.45	0.55	0.45	0.55	0.45	0.55	t_{CK}	2)3)4)5)
Auto precharge write recovery + precharge time	t_{DAL}	$(t_{\text{WR}}/t_{\text{CK}})+(t_{\text{RP}}/t_{\text{CK}})$	t _{CK})					t _{CK}	2)3)4)5)6)
DQ and DM input hold time	t_{DH}	0.4	_	0.4	_	0.45	_	ns	2)3)4)5)
DQ and DM input pulse width (each input)	t_{DIPW}	1.75	_	1.75	_	1.75	_	ns	2)3)4)5)6)
DQS output access time from CK/CK	t_{DQSCK}	-0.6	+0.6	-0.6	+0.6	-0.6	+0.6	ns	2)3)4)5)
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	0.35	_	0.35	_	t _{CK}	2)3)4)5)
DQS-DQ skew (DQS and associated DQ signals)	t_{DQSQ}		0.5	_	0.4		0.45	ns	TSOPII 2)3)4)5)



Parameter	Symbol	-4		- 5		-6		Unit		
		DDR500		DDR400B		DDR333			Condition 1)	
		Min.	Max.	Min.	Max.	Min.	Max.			
DQS-DQ skew (DQS and associated DQ signals)	t_{DQSQ}	_	0.4	_	0.4	_	0.4	ns	TFBGA 2)3)4)5)	
Write command to 1st DQS latching transition	t_{DQSS}	0.72	1.15	0.72	1.25	0.75	1.25	t _{CK}	2)3)4)5)	
DQ and DM input setup time	t_{DS}	0.4	_	0.4	_	0.45	_	ns	2)3)4)5)	
DQS falling edge hold time from CK (write cycle)	t_{DSH}	0.2	_	0.2	_	0.2	_	t_{CK}	2)3)4)5)	
DQS falling edge to CK setup time (write cycle)	t_{DSS}	0.2	_	0.2	_	0.2	_	t_{CK}	2)3)4)5)	
Clock Half Period	t_{HP}	min. (t_{CL}, t_{CH})	_	min. (t_{CL}, t_{CH})	_	min. ($t_{\rm CL}$, $t_{\rm CH}$)	_	ns	2)3)4)5)	
Data-out high- impedance time from CK/CK	t_{HZ}	_	+0.7	_	+0.7	_	+0.7	ns	2)3)4)5)7)	
Address and control input hold	t _{IH}	0.6	_	0.6	_	0.75	_	ns	fast slew rate 3)4)5)6)8)	
time		0.7	_	0.7	_	0.8	_	ns	slow slew rate ³⁾⁴⁾⁵⁾⁶⁾⁸⁾	
Control and Addr. input pulse width (each input)	t_{IPW}	2.2	_	2.2	_	2.2	_	ns	2)3)4)5)9)	
Address and control input setup	t_{IS}	0.6	_	0.6	_	0.75	_	ns	fast slew rate 3)4)5)6)8)	
time		0.7	_	0.7	_	0.8	_	ns	slow slew rate ³⁾⁴⁾⁵⁾⁶⁾⁸⁾	
Data-out low- impedance time from CK/CK	t_{LZ}	-0.7	+0.7	-0.7	+0.7	-0.7	+0.7	ns	2)3)4)5)7)	
Mode register set command cycle time	t_{MRD}	2	_	2	_	2	-	t_{CK}	2)3)4)5)	
DQ/DQS output hold time from DQS	t_{QH}	t_{HP} $-t_{QHS}$	_	t_{HP} $-t_{QHS}$	_	t_{HP} $-t_{QHS}$	_	ns	2)3)4)5)	
Data hold skew factor	t_{QHS}	_	0.4	_	0.5	_	0.55	ns	TSOPII ²⁾³⁾⁴⁾⁵⁾	
Data hold skew factor	t_{QHS}	_	0.5	_	0.5	_	0.5	ns	TFBGA 2)3)4)5)	



Parameter	Symbol	-4		-5		-6		Unit	
		DDR500	DDR500 DDR400B DDR333				Condition 1)		
		Min.	Max.	Min.	Max.	Min.	Max.		
Active to Autoprecharge delay	t_{RAP}	t_{RCD}	_	t_{RCD}	_	t_{RCD}	_	ns	2)3)4)5)
Active to Precharge command	t _{RAS}	36	70E+3	40	70E+3	42	70E+3	ns	2)3)4)5)
Active to Active/Auto-refresh command period	t_{RC}	52	_	55	_	60	_	ns	2)3)4)5)
Active to Write or Read delay	t_{RCDWR}	12	_	15	_	18	_	ns	2)3)4)5)
Average Periodic Refresh Interval	t _{REFI}	_	7.8	_	7.8	_	7.8	μS	2)3)4)5)8)
Auto-refresh to Active/Auto-refresh command period	t_{RFC}	60	_	65	_	72	_	ns	2)3)4)5)
Precharge command period	t_{RP}	12	_	15	_	18	_	ns	2)3)4)5)
Read preamble	t_{RPRE}	0.9	1.1	0.9	1.1	0.9	1.1	t_{CK}	2)3)4)5)
Read postamble	t_{RPST}	0.4	0.6	0.4	0.6	0.4	0.6	t_{CK}	2)3)4)5)
Active bank A to Active bank B command	t_{RRD}	8	_	10	_	12	_	ns	2)3)4)5)
Write preamble	t_{WPRE}	0.25	_	0.25	_	0.25	_	t_{CK}	2)3)4)5)
Write preamble setup time	t_{WPRES}	0	_	0	_	0	_	ns	2)3)4)5)10)
Write postamble	t_{WPST}	0.4	0.6	0.4	0.6	0.4	0.6	t_{CK}	2)3)4)5)11)
Write recovery time		15	_	15	_	15	_	ns	2)3)4)5)
Internal write to read command delay	t_{WTR}	1	_	1	_	1	_	t _{CK}	2)3)4)5)
Exit self-refresh to non-read command	t _{XSNR}	75	_	75	_	75	_	ns	2)3)4)5)
Exit self-refresh to read command	t _{XSRD}	200	_	200	_	200	_	t _{CK}	2)3)4)5)

- 1) $0 \, ^{\circ}\text{C} \le T_{\text{A}} \le 70 \, ^{\circ}\text{C}$; $V_{\text{DDQ}} = 2.5 \, \text{V} \pm 0.2 \, \text{V}$, $V_{\text{DD}} = +2.5 \, \text{V} \pm 0.2 \, \text{V}$ (DDR333); $V_{\text{DDQ}} = 2.6 \, \text{V} \pm 0.1 \, \text{V}$, $V_{\text{DD}} = +2.6 \, \text{V} \pm 0.1 \, \text{V}$ (DDR400) 2) Input slew rate $\ge 1 \, \text{V/ns}$ for DDR400, DDR333
- 3) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross: the input reference level for signals other than CK/CK, is $V_{\rm REF}$. CK/CK slew rate are \geq 1.0 V/ns.
- 4) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes.
- 5) The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (note 3) is $V_{\rm TT}$.
- 6) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} is equal to the actual system clock cycle time.
- 7) $t_{\rm HZ}$ and $t_{\rm LZ}$ transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).



- 8) Fast slew rate \geq 1.0 V/ns , slow slew rate \geq 0.5 V/ns and < 1 V/ns for command/address and CK & $\overline{\text{CK}}$ slew rate > 1.0 V/ns, measured between $V_{\text{IH(ac)}}$.
- 9) These parameters guarantee device timing, but they are not necessarily tested on each device.
- 10) The specific requirement is that DQS be valid (HIGH,LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specificationsof the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW at this time, depending on t_{DQSS}.
- 11) The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.

TABLE 20 Inp Conditions

	Jiiuilions
Parameter	Symbol
Operating Current: one bank; active/ precharge; $t_{RC} = t_{RCMIN}$; $t_{CK} = t_{CKMIN}$; DQ, DM, and DQS inputs changing once per clock cycle; address and control inputs changing once every two clock cycles.	I_{DD0}
Operating Current: one bank; active/read/precharge; Burst = 4; Refer to the following page for detailed test conditions.	I_{DD1}
Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE $\leq V_{\text{ILMAX}}$; t_{CK} = t_{CKMIN}	I_{DD2P}
Precharge Floating Standby Current: $\overline{\text{CS}} \ge \text{V}_{\text{IHMIN}}$, all banks idle; CKE $\ge V_{\text{IHMIN}}$; $t_{\text{CK}} = t_{\text{CKMIN}}$, address and other control inputs changing once per clock cycle, $V_{\text{IN}} = V_{\text{REF}}$ for DQ, DQS and DM.	I_{DD2F}
Precharge Quiet Standby Current: $\overline{\text{CS}} \ge \text{V}_{\text{IHMIN}}$, all banks idle; $\text{CKE} \ge \text{V}_{\text{IHMIN}}$; $t_{\text{CK}} = t_{\text{CKMIN}}$, address and other control inputs stable at $\ge V_{\text{IHMIN}}$ or $\le V_{\text{ILMAX}}$; $V_{\text{IN}} = V_{\text{REF}}$ for DQ, DQS and DM.	I_{DD2Q}
Active Power-Down Standby Current: one bank active; power-down mode; $CKE \le V_{ILMAX}$; $t_{CK} = t_{CKMIN}$, $V_{IN} = V_{REF}$ for DQ, DQS and DM.	I_{DD3P}
Active Standby Current: one bank active; $\overline{\text{CS}} \ge \text{V}_{\text{IHMIN}}$; $\text{CKE} \ge V_{\text{IHMIN}}$; $t_{\text{RC}} = t_{\text{RASMAX}}$; $t_{\text{CK}} = t_{\text{CKMIN}}$; DQ , DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	I_{DD3N}
Operating Current: one bank active; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; 50% of data outputs changing on every clock edge; CL = 2 for DDR200 and DDR266A, CL = 3 for DDR333; $t_{CK} = t_{CKMIN}$; $t_{OUT} = 0$ mA	I_{DD4R}
Operating Current: one bank active; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; 50% of data outputs changing on every clock edge; CL = 2 for DDR200 and DDR266A, CL = 3 for DDR333; $t_{\text{CK}} = t_{\text{CKMIN}}$	I_{DD4W}
Auto-Refresh Current: $t_{RC} = t_{RFCMIN}$, burst refresh	I_{DD5}
Self-Refresh Current: CKE \leq 0.2 V; external clock on; t_{CK} = t_{CKMIN}	I_{DD6}
Operating Current: four bank; four bank interleaving with BL = 4; Refer to the following page for detailed test conditions.	I_{DD7}



TABLE 21

I_{DD} Specification

					1 _{DD} opecinication
Symbol	-4	- 5	-6	Unit	Note/Test Condition ¹⁾
I_{DD0}	115	75	65	mA	2)3)
I_{DD1}	135	95	80	mA	3)
I_{DD2P}	6	4	4	mA	3)
I_{DD2F}	45	30	25	mA	3)
I_{DD2Q}	35	20	17	mA	3)
I_{DD3P}	23	13	11	mA	3)
I_{DD3N}	65	43	36	mA	3)
I_{DD4R}	150	100	85	mA	3)
I_{DD4W}	160	100	90	mA	3)
I_{DD5}	240	140	120	mA	3)
I_{DD6}	2.8	1.4	1.4	mA	4)
I_{DD7}	315	210	180	mA	3)

Test conditions: V_{DD} = 2.7 V, T_A = 10 °C
 I_{DD} specifications are tested after the device is properly initialized and measured at 133 MHz for DDR266, 166 MHz for DDR333, and 200 MHz for DDR400, 250MHz for DDR500

³⁾ Input slew rate = 1 V/ns.

⁴⁾ Enables on-chip refresh and address counters.



5 Package Outlines

There are two package types used for this product family: TSOP and TFBGA.







FIGURE 6 Package Outline of PG-TFBGA-60



Notes

- 1. Drawing according to ISO 8015
- 2. Dimensions in mm
- 3. General tolerances +/- 0.15



List of Figures

Figure 1	Pin Configuration PG-TFBGA-60 (x8)Top View, see the balls through the package	9
Figure 2	Pin Configuration PG-TFBGA-60 (x16)Top View, see the balls through the package	
Figure 3	Chip Configuration PG-TSOPII-66	. 11
Figure 4	AC Output Load Circuit Diagram / Timing Reference Load	
Figure 5	Package Outline PG-TSOPII-66	. 28
Figure 6	Package Outline of PG-TFBGA-60	. 29



List of Tables

Table 1	Performance	3
Table 2	Ordering Information for Lead free Products	5
Table 3	Pin Configuration of DDR SDRAM	6
Table 4	Abbreviations for Pin Type	
Table 5	Abbreviations for Buffer Type	
Table 6	Mode Register Definition	12
Table 7	Burst Definition	13
Table 8	Extended Mode Register	14
Table 9	Truth Table 1a: Commands	15
Table 10	Truth Table 1b: DM Operation	16
Table 11	Truth Table 2: Clock Enable (CKE)	16
Table 12	Truth Table 3: Current State Bank n - Command to Bank n (same bank)	17
Table 13	Truth Table 4: Current State Bank n - Command to Bank m (different bank)	18
Table 14	Truth Table 5: Concurrent Auto Precharge	19
Table 15	Absolute Maximum Ratings	20
Table 16	Input and Output Capacitances	20
Table 17	Electrical Characteristics and DC Operating Conditions	21
Table 18	AC Operating Conditions	23
Table 19	AC Timing - Absolute Specifications	23
Table 20	$I_{ extsf{DD}}$ Conditions	26
Table 21	$I_{ m DD}^{-}$ Specification	27



Table of Contents

1	Overview	;
1.1	Features	(
1.2	Description	4
2	Configuration	6
3	Functional Description	12
4	Electrical Characteristics	20
4.1	Operating Conditions	20
4.2	AC Characteristics	22
5	Package Outlines	28
	List of Figures	30
	List of Tables	3
	Table of Contents	3'



Edition 2008-03 Published by Qimonda AG Gustav-Heinemann-Ring 212 D-81739 München, Germany © Qimonda AG 2008. All Rights Reserved.

Legal Disclaimer

The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Under no circumstances may the Qimonda product as referred to in this Internet Data Sheet be used in

- 1. Any applications that are intended for military usage (including but not limited to weaponry), or
- 2. Any applications, devices or systems which are safety critical or serve the purpose of supporting, maintaining, sustaining or protecting human life (such applications, devices and systems collectively referred to as "Critical Systems"), if
 - a) A failure of the Qimonda product can reasonable be expected to directly or indirectly -
 - (i) Have a detrimental effect on such Critical Systems in terms of reliability, effectiveness or safety; or
 - (ii) Cause the failure of such Critical Systems; or
 - b) A failure or malfunction of such Critical Systems can reasonably be expected to directly or indirectly -
 - (i) Endanger the health or the life of the user of such Critical Systems or any other person; or
 - (ii) Otherwise cause material damages (including but not limited to death, bodily injury or significant damages to property, whether tangible or intangible).