54AC74/54ACT74
Dual D-Type Positive Edge-Triggered Flip-Flop
General Description
The ’AC/’ACT74 is a dual D-type flip-flop with Asynchronous
Clear and Set inputs and complementary (Q, Q) outputs.
Information at the input is transferred to the outputs on the
positive edge of the clock pulse. Clock triggering occurs at a
voltage level of the clock pulse and is not directly related to
the transition time of the positive-going pulse. After the Clock
Pulse input threshold voltage has been passed, the Data
input is locked out and information present will not be trans-
ferred to the outputs until the next rising edge of the Clock
Pulse input.
Asynchronous Inputs:
LOW input to S
D
(Set) sets Q to HIGH level
LOW input to C
D
(Clear) sets Q to LOW level
Clear and Set are independent of clock
Simultaneous LOW on C
D
and S
D
makes both Q and Q
HIGH
Features
nI
CC
reduced by 50%
nOutput source/sink 24 mA
n’ACT74 has TTL-compatible inputs
nStandard Microcircuit Drawing (SMD)
’AC74: 5962-88520
’ACT74: 5962-87525
n54AC74 now qualified to 300Krad RHA designation,
refer to the SMD for more information
Logic Symbols
10026601
IEEE/IEC
10026603
10026602
Pin Names Description
D
1
,D
2
Data Inputs
CP
1
,CP
2
Clock Pulse Inputs
C
D1
,C
D2
Direct Clear Inputs
S
D1
,S
D2
Direct Set Inputs
Q
1
,Q
1
,Q
2
,Q
2
Outputs
FACT®is a registered trademark of Fairchild Semiconductor Corporation.
July 2003
54AC74/54ACT74 Dual D-Type Positive Edge-Triggered Flip-Flop
© 2003 National Semiconductor Corporation DS100266 www.national.com
Connection Diagrams
Pin Assignment for DIP
and Flatpak Pin Assignment for LCC
10026604
10026605
Truth Table
(Each Half)
Inputs Outputs
S
D
C
D
CP D Q Q
LHXXHL
HLXXLH
LLXXHH
HH
NHH L
HH
NLL H
HHLXQ
0
Q
0
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
N= LOW-to-HIGH Clock Transition
Q0(Q0) = Previous Q(Q) before LOW-to-HIGH Transition of Clock
Logic Diagram
10026606
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
54AC74/54ACT74
www.national.com 2
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage (V
CC
) −0.5V to +7.0V
DC Input Diode Current (I
IK
)
V
I
= −0.5V −20 mA
V
I
=V
CC
+ 0.5V +20 mA
DC Input Voltage (V
I
) −0.5V to V
CC
+ 0.5V
DC Output Diode Current (I
OK
)
V
O
= −0.5V −20 mA
V
O
=V
CC
+ 0.5V +20 mA
DC Output Voltage (V
O
) −0.5V to V
CC
+ 0.5V
DC Output Source
or Sink Current (I
O
)±50 mA
DC V
CC
or Ground Current
per Output Pin (I
CC
or I
GND
)±50 mA
Storage Temperature (T
STG
) −65˚C to +150˚C
Junction Temperature (T
J
)
CDIP 175˚C
Recommended Operating
Conditions
Supply Voltage (V
CC
)
’AC 2.0V to 6.0V
’ACT 4.5V to 5.5V
Input Voltage (V
I
) 0VtoV
CC
Output Voltage (V
O
) 0VtoV
CC
Operating Temperature (T
A
)
54AC/ACT −55˚C to +125˚C
Minimum Input Edge Rate (V/t)
’AC Devices
V
IN
from 30% to 70% of V
CC
V
CC
@3.3V, 4.5V, 5.5V 125 mV/ns
Minimum Input Edge Rate (V/t)
’ACT Devices
V
IN
from 0.8V to 2.0V
V
CC
@4.5V, 5.5V 125 mV/ns
Note 1: Absolute maximum ratings are those values beyond which damage
to the device may occur. The databook specifications should be met, without
exception, to ensure that the system design is reliable over its power supply,
temperature, and output/input loading variables. National does not recom-
mend operation of FACT®circuits outside databook specifications.
DC Characteristics for ’AC Family Devices
54AC
Symbol Parameter V
CC
T
A
= Units Conditions
(V) −55˚C to +125˚C
Guaranteed
Limits
V
IH
Minimum High 3.0 2.1 V
OUT
= 0.1V
Level Input 4.5 3.15 V or V
CC
0.1V
Voltage 5.5 3.85
V
IL
Maximum Low 3.0 0.9 V
OUT
= 0.1V
Level Input 4.5 1.35 V or V
CC
0.1V
Voltage 5.5 1.65
V
OH
Minimum High 3.0 2.9 I
OUT
= −50 µA
Level Output 4.5 4.4 V
Voltage 5.5 5.4
(Note 2)
V
IN
=V
IL
or V
IH
3.0 2.4 −12 mA
4.5 3.7 V I
OH
−24 mA
5.5 4.7 −24 mA
V
OL
Maximum Low 3.0 0.1 I
OUT
=50µA
Level Output 4.5 0.1 V
Voltage 5.5 0.1
(Note 2)
V
IN
=V
IL
or V
IH
54AC74/54ACT74
www.national.com3
DC Characteristics for ’AC Family Devices (Continued)
54AC
Symbol Parameter V
CC
T
A
= Units Conditions
(V) −55˚C to +125˚C
Guaranteed
Limits
3.0 0.5 12 mA
4.5 0.5 V I
OL
24 mA
5.5 0.5 24 mA
I
IN
Maximum Input 5.5 ±1.0 µA V
I
=V
CC
, GND
Leakage Current
I
OLD
(Note 3) Minimum
Dynamic Output
Current
5.5 50 mA V
OLD
= 1.65V Max
I
OHD
5.5 −50 mA V
OHD
= 3.85V Min
I
CC
Maximum Quiescent 5.5 40.0 µA V
IN
=V
CC
Supply Current or GND
Note 2: All outputs loaded; thresholds on input associated with output under test.
Note 3: Maximum test duration 2.0 ms, one output loaded at a time.
Note 4: IIN and ICC @3.0V are guaranteed to be less than or equal to the respective limit @5.5V VCC.
ICC for 54AC @25˚C is identical to 74AC @25˚C.
DC Characteristics for ’ACT Family Devices
54ACT
Symbol Parameter V
CC
T
A
= Units Conditions
(V) −55˚C to +125˚C
Guaranteed
Limits
V
IH
Minimum High
Level Input
Voltage
4.5 2.0 VV
OUT
= 0.1V
5.5 2.0 or V
CC
0.1V
V
IL
Maximum Low
Level Input
Voltage
4.5 0.8 VV
OUT
= 0.1V
5.5 0.8 or V
CC
0.1V
V
OH
Minimum High
Level Output
Voltage
4.5 4.4 V I
OUT
= −50 µA
5.5 5.4
(Note 5)
V
IN
=V
IL
or V
IH
4.5 3.70 V I
OH
−24 mA
5.5 4.70 −24 mA
V
OL
Maximum Low
Level Output
Voltage
4.5 0.1 V I
OUT
=50µA
5.5 0.1
(Note 5)
V
IN
=V
IL
or V
IH
4.5 0.50 V I
OL
24 mA
5.5 0.50 24 mA
I
IN
Maximum Input 5.5 ±1.0 µA V
I
=V
CC
, GND
Leakage Current
I
CCT
Maximum 5.5 1.6 mA V
I
=V
CC
2.1V
I
CC
/Input
I
OLD
(Note 6) Minimum
Dynamic Output
Current
5.5 50 mA V
OLD
= 1.65V Max
I
OHD
5.5 −50 mA V
OHD
= 3.85V Min
54AC74/54ACT74
www.national.com 4
DC Characteristics for ’ACT Family Devices (Continued)
54ACT
Symbol Parameter V
CC
T
A
= Units Conditions
(V) −55˚C to +125˚C
Guaranteed
Limits
I
CC
Maximum Quiescent 5.5 40.0 µA V
IN
=V
CC
Supply Current or GND
Note 5: All outputs loaded; thresholds on input associated with output under test.
Note 6: Maximum test duration 2.0 ms, one output loaded at a time.
Note 7: ICC for 54ACT @25˚C is identical to 74ACT @25˚C.
AC Electrical Characteristics
V
CC
54AC
Symbol Parameter (V) T
A
= −55˚C to +125˚C Units Fig.
(Note 8) C
L
= 50 pF No.
Min Max
f
max
Maximum Clock 3.3 70 MHz
Frequency 5.0 95
t
PLH
Propagation Delay 3.3 1.0 13.0 ns
C
Dn
or S
Dn
to Q
n
or Q
n
5.0 1.0 9.5
t
PHL
Propagation Delay 3.3 1.0 14.0 ns
C
Dn
or S
Dn
to Q
n
or Q
n
5.0 1.0 10.5
t
PLH
Propagation Delay 3.3 1.0 17.5 ns
CP
n
to Q
n
or Q
n
5.0 1.0 12.0
t
PHL
Propagation Delay 3.3 1.0 13.5 ns
CP
n
to Q
n
or Q
n
5.0 1.0 10.0
Note 8: Voltage Range 3.3 is 3.3V ±0.3V
Voltage Range 5.0 is 5.0V ±0.5V
AC Operating Requirements
54AC
Symbol Parameter V
CC
T
A
= −55˚C to +125˚C Units Fig.
(V) C
L
= 50 pF No.
(Note 9) Guaranteed Limits
t
s
Set-up Time, HIGH or LOW 3.3 5.0 ns
D
n
to CP
n
5.0 4.0
t
h
Hold Time, HIGH or LOW 3.3 0.5 ns
D
n
to CP
n
5.0 0.5
t
w
CP
n
or C
Dn
or S
Dn
3.3 8.0 ns
Pulse Width 5.0 5.5
t
rec
Recovery Time 3.3 0.5 ns
C
Dn
or S
Dn
to CP 5.0 0.5
Note 9: Voltage Range 3.3 is 3.3V ±0.3V
Voltage Range 5.0 is 5.0V ±0.5V
54AC74/54ACT74
www.national.com5
AC Electrical Characteristics
54ACT
V
CC
T
A
= −55˚C Fig.
Symbol Parameter (V) to +125˚C Units No.
(Note 10) C
L
=50pF
Min Max
f
max
Maximum Clock 5.0 85 MHz
Frequency
t
PLH
Propagation Delay 5.0 1.0 11.5 ns
C
Dn
or S
Dn
to Q
n
or Q
n
t
PHL
Propagation Delay 5.0 1.0 12.5 ns
C
Dn
or S
Dn
to Q
n
or Q
n
t
PLH
Propagation Delay 5.0 1.0 14.0 ns
CP
n
to Q
n
or Q
n
t
PHL
Propagation Delay 5.0 1.0 12.0 ns
CP
n
to Q
n
or Q
n
Note 10: Voltage Range 5.0 is 5.0V ±0.5V
AC Operating Requirements
54ACT
Symbol Parameter V
CC
T
A
= −55˚C Units Fig.
(V) C
L
= 50 pF No.
(Note 11) Guaranteed
Limits
t
s
Set-up Time, HIGH or
LOW 5.0 4.0 ns
D
n
to CP
n
t
h
Hold Time, HIGH or
LOW 5.0 1.0 ns
D
n
to CP
n
t
w
CP
n
or C
Dn
or S
Dn
5.0 7.0 ns
Pulse Width
t
rec
Recovery Time 5.0 0.5 ns
C
Dn
or S
Dn
to CP
Note 11: Voltage Range 5.0 is 5.0V ±0.5V
Capacitance
Symbol Parameter Typ Units Conditions
C
IN
Input Capacitance 4.5 pF V
CC
= OPEN
C
PD
Power Dissipation 35.0 pF V
CC
= 5.0V
Capacitance
54AC74/54ACT74
www.national.com 6
Physical Dimensions inches (millimeters) unless otherwise noted
20-Terminal Ceramic Leadless Chip Carrier (L)
NS Package Number E20A
14-Lead Ceramic Dual-In-Line Package (D)
NS Package Number J14A
54AC74/54ACT74
www.national.com7
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Ceramic Flatpak (F)
NS Package Number W14B
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant
into the body, or (b) support or sustain life, and
whose failure to perform when properly used in
accordance with instructions for use provided in the
labeling, can be reasonably expected to result in a
significant injury to the user.
2. A critical component is any component of a life
support device or system whose failure to perform
can be reasonably expected to cause the failure of
the life support device or system, or to affect its
safety or effectiveness.
National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959
National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790
National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com
National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560
www.national.com
54AC74/54ACT74 Dual D-Type Positive Edge-Triggered Flip-Flop
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.