M
1998 Microchip Technology Inc.
Preliminary
DS30453B-page 1
PIC16C5X
Devices Included in this Data Sheet:
PIC16C52
PIC16C54s
PIC16CR54s
PIC16C55s
PIC16C56s
PIC16CR56s
PIC16C57s
PIC16CR57s
PIC16C58s
PIC16CR58s
High-Performance RISC CPU:
Only 33 single word instructions to learn
All instructions are single cycle (200 ns) except f or
program branches which are two-cycle
Operating speed: DC - 20 MHz clock input
DC - 200 ns instruction cycle
Note: The letter "s" used following the part
numbers throughout this document
indicate plural, meaning there is more
than one part variety for the indicated
device.
Device Pins I/O EPROM/
ROM RAM
PIC16C52 18 12 384 25
PIC16C54 18 12 512 25
PIC16C54A 18 12 512 25
PIC16C54B 18 12 512 25
PIC16C54C 18 12 512 25
PIC16CR54A 18 12 512 25
PIC16CR54B 18 12 512 25
PIC16CR54C 18 12 512 25
PIC16C55 28 20 512 24
PIC16C55A 28 20 512 24
PIC16C56 18 12 1K 25
PIC16C56A 18 12 1K 25
PIC16CR56A 18 12 1K 25
PIC16C57 28 20 2K 72
PIC16C57C 28 20 2K 72
PIC16CR57B 28 20 2K 72
PIC16CR57C 28 20 2K 72
PIC16C58A 18 12 2K 73
PIC16C58B 18 12 2K 73
PIC16CR58A 18 12 2K 73
PIC16CR58B 18 12 2K 73
12-bit wide instructions
8-bit wide data path
Seven or eight special function hardware registers
Two-level deep hardware stack
Direct, indirect and relative addressing modes for
data and instructions
Peripheral Features:
8-bit real time clock/counter (TMR0) with 8-bit
programmable prescaler
Power-On Reset (POR)
Device Reset Timer (DRT)
Watchdog Timer (WDT) with its own on-chip
RC oscillator for reliable operation
Programmable code-protection
Power saving SLEEP mode
Selectable oscillator options:
- RC: Low-cost RC oscillator
- XT: Standard crystal/resonator
- HS: High-speed crystal/resonator
- LP: Power saving, low-frequency crystal
CMOS Technology:
Low-power, high-speed CMOS EPROM/ROM
technology
Fully static design
Wide-operating voltage and temperature range:
- EPROM Commercial/Industrial 2.0V to 6.25V
- ROM Commercial/Industrial 2.0V to 6.25V
- EPROM Extended 2.5V to 6.0V
- ROM Extended 2.5V to 6.0V
Low-power consumption
- < 2 mA typical @ 5V, 4 MHz
- 15
µ
A typical @ 3V, 32 kHz
- < 0.6
µ
A typical standby current
(with WDT disabled) @ 3V, 0
°
C to 70
°
C
Note: In this document, figure and table titles
refer to all varieties of the part number
indicated, (i.e., The title "Figure 14-1:
Load Conditions - PIC16C54A", also
refers to PIC16LC54A and PIC16LV54A
parts).
EPROM/ROM-Based 8-Bit CMOS Microcontroller Series
PIC16C5X
DS30453B-page 2
Preliminary
1998 Microchip Technology Inc.
Pin Diagrams
PDIP, SOIC, Windowed CERDIP
PIC16CR54s
PIC16C58s
PIC16CR58s
PIC16C54s
RA1
RA0
OSC1/CLKIN
OSC2/CLKOUT
VDD
VDD
RB7
RB6
RB5
RB4
RA2
RA3
T0CKI
MCLR/VPP
VSS
VSS
RB0
RB1
RB2
RB3
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
SSOP
PIC16C56s
PIC16CR56s
PIC16CR54s
PIC16C58s
PIC16CR58s
PIC16C54s
PIC16C56s
PIC16CR56s
RA2
RA3
T0CKI
MCLR/VPP
VSS
RB0
RB1
RB2
RB3
1
2
3
4
5
6
7
8
910
18
17
16
15
14
13
12
11
RA1
RA0
OSC1/CLKIN
OSC2/CLKOUT
VDD
RB7
RB6
RB5
RB4
PIC16C52s
28
27
26
25
24
23
22
21
20
19
18
17
16
15
•1
2
3
4
5
6
7
8
9
10
11
12
13
14
PDIP, SOIC, Windowed CERDIP
PIC16C57s
PIC16C55s
MCLR/VPP
OSC1/CLKIN
OSC2/CLKOUT
RC7
RC6
RC5
RC4
RC3
RC2
RC1
RC0
RB7
RB6
RB5
T0CKI
VDD
VSS
RA0
RA1
RA2
RA3
RB0
RB1
RB2
RB3
RB4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
PIC16C57s
SSOP
PIC16C55s
VDD
VSS
PIC16CR57s
PIC16CR57s
T0CKI
VDD
N/C
VSS
N/C
RA0
RA1
RA2
RA3
RB0
RB1
RB2
RB3
RB4
MCLR/VPP
OSC1/CLKIN
OSC2/CLKOUT
RC7
RC6
RC5
RC4
RC3
RC2
RC1
RC0
RB7
RB6
RB5
1998 Microchip Technology Inc.
Preliminary
DS30453B-page 3
PIC16C5X
Device Differences
Note 1:
If you change from this device to another device, please verify oscillator characteristics in your application.
Note 2:
In PIC16LV58A, MCLR Filter = Yes
Device Voltage
Range
Oscillator
Selection
(Program) Oscillator Process
Technology
(Microns)
ROM
Equivalent MCLR
Filter
PIC16C52 3.0-6.25 User See Note 1 0.9 No
PIC16C54 2.5-6.25 Factory See Note 1 1.2 PIC16CR54A No
PIC16C54A 2.0-6.25 User See Note 1 0.9 No
PIC16C54B 2.5-5.5 User See Note 1 0.7 PIC16CR54B Yes
PIC16C54C 2.5-5.5 User See Note 1 0.7 PIC16CR54C Yes
PIC16C55 2.5-6.25 Factory See Note 1 1.7 No
PIC16C55A 2.5-5.5 User See Note 1 0.7 Yes
PIC16C56 2.5-6.25 Factory See Note 1 1.7 No
PIC16C56A 2.5-5.5 User See Note 1 0.7 PIC16CR56A Yes
PIC16C57 2.5-6.25 Factory See Note 1 1.2 No
PIC16C57C 2.5-5.5 User See Note 1 0.7 PIC16CR57C Yes
PIC16C58A 2.0-6.25 User See Note 1 0.9 PIC16CR58A No
(2)
PIC16C58B 2.5-5.5 User See Note 1 0.7 PIC16CR58B Yes
PIC16CR54A 2.5-6.25 Factory See Note 1 1.2 N/A Yes
PIC16CR54B 2.5-5.5 Factory See Note 1 0.7 N/A Yes
PIC16CR54C 2.5-5.5 Factory See Note 1 0.7 N/A Yes
PIC16CR56A 2.5-5.5 Factory See Note 1 0.7 N/A Yes
PIC16CR57B 2.5-6.25 Factory See Note 1 0.9 N/A Yes
PIC16CR57C 2.5-5.5 Factory See Note 1 0.7 N/A Yes
PIC16CR58A 2.5-6.25 Factory See Note 1 0.9 N/A Yes
PIC16CR58B 2.5-5.5 Factory See Note 1 0.7 N/A Yes
PIC16C5X
DS30453B-page 4
Preliminary
1998 Microchip Technology Inc.
Table of Contents
1.0 General Description.............................................................................................................................................5
2.0 PIC16C5X Device Varieties.................................................................................................................................7
3.0 Architectural Overview.........................................................................................................................................9
4.0 Memory Organization ........................................................................................................................................15
5.0 I/O Ports.............................................................................................................................................................25
6.0 Timer0 Module and TMR0 Register...................................................................................................................27
7.0 Special Features of the CPU.............................................................................................................................31
8.0 Instruction Set Summary ...................................................................................................................................43
9.0 Development Support........................................................................................................................................55
10.0 Electrical Characteristics - PIC16C52................................................................................................................59
11.0 Electrical Characteristics - PIC16C54/55/56/57.................................................................................................67
12.0 DC and AC Characteristics - PIC16C54/55/56/57.............................................................................................81
13.0 Electrical Characteristics - PIC16CR54A...........................................................................................................89
14.0 Electrical Characteristics - PIC16C54A...........................................................................................................103
15.0 Electrical Characteristics - PIC16CR57B.........................................................................................................117
16.0 Electrical Characteristics - PIC16C58A...........................................................................................................131
17.0 Electrical Characteristics - PIC16CR58A.........................................................................................................145
18.0 DC and AC Characteristics - PIC16C54A/CR57B/C58A/CR58A ....................................................................159
19.0 Electrical Characteristics -
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B....................................171
20.0 DC and AC Characteristics -
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B....................................183
21.0 Packaging Information.....................................................................................................................................195
Appendix A: Compatibility ...........................................................................................................................................207
Index .........................................................................................................................................................................209
On-Line Support..........................................................................................................................................................211
PIC16C5X Product Identification System....................................................................................................................213
PIC16C54/55/56/57 Product Identification System.....................................................................................................214
To Our Valued Customers
Most Current Data Sheet
To obtain the most up-to-date version of this data sheet, please check our Worldwide Web site at:
http://www.microchip.com
You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page.
The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.
Errata
An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended
workarounds. As de vice/documentation issues become known to us , we will pub lish an errata sheet. The errata will specify the revi-
sion of silicon and revision of document to which it applies.
To determine if an errata sheet exists for a particular device, please check with one of the following:
Microchip’ s W orldwide Web site; http://www .microchip .com
Your local Microchip sales office (see last page)
The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277
When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include lit-
erature number) you are using.
Corrections to this Data Sheet
We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure
that this document is correct. Howev er, we realize that we may have missed a f e w things . If you find any information that is missing
or appears in error, please:
Fill out and mail in the reader response form in the back of this data sheet.
E-mail us at webmaster@microchip.com.
We appreciate your assistance in making this a better document.
1998 Microchip Technology Inc.
Preliminary
DS30453B-page 5
PIC16C5X
1.0 GENERAL DESCRIPTION
The PIC16C5X from Microchip Technology is a family
of low-cost, high performance, 8-bit, fully static,
EPROM/ ROM-based CMOS microcontrollers. It
employs a RISC architecture with only 33 single
word/single cycle instructions. All instructions are sin-
gle cycle (200 ns) except for program branches which
take two cycles. The PIC16C5X delivers perfor mance
an order of magnitude higher than its competitors in the
same price category. The 12-bit wide instructions are
highly symmetrical resulting in 2:1 code compression
over other 8-bit microcontrollers in its class. The easy
to use and easy to remember instruction set reduces
development time significantly.
The PIC16C5X products are equipped with special fea-
tures that reduce system cost and power requirements .
The Power-On Reset (POR) and Device Reset Timer
(DRT) eliminate the need for external reset circuitry.
There are four oscillator configur ations to choose from,
including the power-saving LP (Low Power) oscillator
and cost saving RC oscillator. Power saving SLEEP
mode, Watchdog Timer and code protection features
improve system cost, power and reliability.
The UV erasable CERDIP pac kaged v ersions are ideal
for code development, while the cost-effective One
Time Programmable (OTP) versions are suitable for
production in any volume. The customer can take full
advantage of Microchip’s price leadership in OTP
microcontrollers while benefiting from the OTP’s
flexibility.
The PIC16C5X products are supported by a
full-featured macro assemb ler , a softw are simulator , an
in-circuit emulator, a ‘C’ compiler, fuzzy logic support
tools, a low-cost development programmer, and a full
featured programmer. All the tools are supported on
IBM
PC and compatible machines.
1.1 Applications
The PIC16C5X series fits perfectly in applications rang-
ing from high-speed automotive and appliance motor
control to low-power remote transmitters/receivers,
pointing devices and telecom processors . The EPR OM
technology makes customizing application programs
(transmitter codes, motor speeds, receiver frequen-
cies, etc.) extremely fast and convenient. The small
footprint packages, for through hole or surface mount-
ing, make this microcontroller series perf ect for applica-
tions with space limitations. Low-cost, low-power, high
performance, ease of use and I/O flexibility make the
PIC16C5X series very versatile e ven in areas where no
microcontroller use has been considered before (e.g.,
timer functions, replacement of “glue” logic in larger
systems, coprocessor applications).
PIC16C5X
DS30453B-page 6
Preliminary
1998 Microchip Technology Inc.
TABLE 1-1: PIC16C5X FAMILY OF DEVICES
PIC16C52 PIC16C54s PIC16CR54s PIC16C55s PIC16C56s
Clock
Maximum Frequency
of Operation (MHz) 42020 2020
Memory
EPROM Program Memory
(x12 words) 384 512 512 1K
ROM Program Memory
(x12 words) 512
RAM Data Memory (bytes) 25 25 25 24 25
Peripherals
Timer Module(s) TMR0 TMR0 TMR0 TMR0 TMR0
Features
I/O Pins 12 12 12 20 12
Number of Instructions 33 33 33 33 33
Packages 18-pin DIP,
SOIC 18-pin DIP,
SOIC;
20-pin SSOP
18-pin DIP,
SOIC;
20-pin SSOP
28-pin DIP,
SOIC;
28-pin SSOP
18-pin DIP,
SOIC;
20-pin SSOP
All PICmicro™ F amily devices have Power-on Reset, selectab le Watchdog Timer (except PIC16C52), selectab le code
protect and high I/O current capability.
PIC16CR56s PIC16C57s PIC16CR57s PIC16C58s PIC16CR58s
Clock
Maximum Frequency
of Operation (MHz) 20 20 20 20 20
Memory
EPROM Program Memory
(x12 words) 2K 2K
ROM Program Memory
(x12 words) 1K 2K 2K
RAM Data Memory (bytes) 25 72 72 73 73
Peripherals
Timer Module(s) TMR0 TMR0 TMR0 TMR0 TMR0
Features
I/O Pins 12 20 20 12 12
Number of Instructions 33 33 33 33 33
Packages 18-pin DIP,
SOIC;
20-pin SSOP
28-pin DIP,
SOIC;
28-pin SSOP
28-pin DIP,
SOIC;
28-pin SSOP
18-pin DIP,
SOIC;
20-pin SSOP
18-pin DIP,
SOIC;
20-pin SSOP
All PICmicro™ F amily devices have Power-on Reset, selectab le Watchdog Timer (except PIC16C52), selectab le code
protect and high I/O current capability.
1998 Microchip Technology Inc.
Preliminary
DS30453B-page 7
PIC16C5X
2.0 PIC16C5X DEVICE VARIETIES
A variety of frequency ranges and packaging options
are available. Depending on application and
production requirements, the proper device option can
be selected using the information in this section. When
placing orders, please use the PIC16C5X Product
Identification System at the back of this data sheet to
specify the correct part number.
For the PIC16C5X family of devices, there are four
device types, as indicated in the device number:
1.
C
, as in PIC16C54. These devices have
EPROM program memory and operate over the
standard voltage range.
2.
LC
, as in PIC16LC54A. These devices have
EPROM program memory and operate over an
extended voltage range.
3.
LV
, as in PIC16LV54A. These devices have
EPROM program memory and operate over a
2.0V to 3.8V range.
4.
CR
, as in PIC16CR54A. These devices have
ROM program memory and operate over the
standard voltage range.
5.
LCR
, as in PIC16LCR54B. These devices have
ROM program memory and operate over an
extended voltage range.
2.1 UV Erasable Devices (EPROM)
The UV erasable versions, offered in CERDIP
packages, are optimal for prototype development and
pilot programs
UV erasable devices can be programmed for any of
the four oscillator configurations. Microchip's
PICSTART
and PRO MATE
programmers both
support programming of the PIC16C5X. Third party
programmers also are available; refer to the Third
Party Guide for a list of sources.
2.2 One-Time-Programmable (OTP)
Devices
The availability of OTP devices is especially useful for
customers expecting frequent code changes and
updates.
The OTP devices, packaged in plastic packages,
permit the user to program them once. In addition to
the program memory, the configuration bits must be
programmed.
2.3 Quick-Turnaround-Production (QTP)
Devices
Microchip offers a QTP Programming Service for
factory production orders. This service is made
available for users who choose not to program a
medium to high quantity of units and whose code
patterns have stabilized. The devices are identical to
the OTP devices but with all EPROM locations and
configuration bit options already programmed by the
factory. Certain code and prototype verification
procedures apply before production shipments are
available. Please contact your Microchip Technology
sales office for more details.
2.4 Serialized
Quick-Turnaround-Production
(SQTP ) Devices
Microchip offers the unique programming service
where a few user-defined locations in each device are
programmed with different serial numbers. The serial
numbers may be random, pseudo-random or
sequential. The devices are identical to the OTP
devices but with all EPROM locations and
configuration bit options already programmed by the
factory.
Serial programming allows each device to have a
unique number which can serve as an entry code,
password or ID number.
2.5 Read Only Memory (ROM) Devices
Microchip offers masked ROM versions of several of
the highest volume parts, giving the customer a low
cost option for high volume, mature products.
SM
PIC16C5X
DS30453B-page 8
Preliminary
1998 Microchip Technology Inc.
NOTES:
1998 Microchip Technology Inc.
Preliminary
DS30453B-page 9
PIC16C5X
3.0 ARCHITECTURAL OVERVIEW
The high performance of the PIC16C5X family can be
attributed to a number of architectural features
commonly found in RISC microprocessors. To begin
with, the PIC16C5X uses a Harvard architecture in
which program and data are accessed on separate
buses. This improves bandwidth over traditional von
Neumann architecture where program and data are
fetched on the same bus. Separating program and
data memory further allows instructions to be sized
differently than the 8-bit wide data word. Instruction
opcodes are 12-bits wide making it possible to ha ve all
single word instructions. A 12-bit wide program
memory access bus fetches a 12-bit instruction in a
single cycle. A two-stage pipeline overlaps fetch and
execution of instructions . Consequently, all instructions
(33) execute in a single cycle (200ns @ 20MHz)
except for program branches.
The PIC16C52 addresses 384 x 12 of program
memory, the PIC16C54s/CR54s and PIC16C55s
address 512 x 12 of program memory, the
PIC16C56s/CR56s address 1K X 12 of program
memory, and the PIC16C57s/CR57s and
PIC16C58s/CR58s address 2K x 12 of program
memory. All program memory is internal.
The PIC16C5X can directly or indirectly address its
register files and data memory. All special function
registers including the program counter are mapped in
the data memory. The PIC16C5X has a highly
orthogonal (symmetrical) instruction set that makes it
possible to carry out any operation on any register
using any addressing mode. This symmetrical nature
and lack of ‘special optimal situations’ make
programming with the PIC16C5X simple yet efficient.
In addition, the learning curve is reduced significantly.
The PIC16C5X device contains an 8-bit ALU and
working register. The ALU is a general purpose
arithmetic unit. It performs arithmetic and Boolean
functions between data in the working register and any
register file.
The ALU is 8-bits wide and capable of addition,
subtraction, shift and logical operations. Unless
otherwise mentioned, arithmetic operations are two's
complement in nature. In two-operand instructions,
typically one operand is the W (working) register. The
other operand is either a file register or an immediate
constant. In single operand instructions, the operand
is either the W register or a file register.
The W register is an 8-bit working register used for
ALU operations. It is not an addressable register.
Depending on the instruction executed, the ALU may
affect the values of the Carry (C), Digit Carry (DC),
and Zero (Z) bits in the STATUS register. The C and
DC bits operate as a borrow and digit borrow out bit,
respectively, in subtraction. See the
SUBWF
and
ADDWF
instructions for examples.
A simplified block diagram is shown in Figure 3-1, with
the corresponding device pins described in Table 3-1.
PIC16C5X
DS30453B-page 10
Preliminary
1998 Microchip Technology Inc.
FIGURE 3-1: PIC16C5X SERIES BLOCK DIAGRAM
WDT TIME
OUT
8
STACK 1
ST ACK 2
EPROM/ROM
384 X 12 TO
2048 X 12
INSTRUCTION
REGISTER
INSTRUCTION
DECODER
WATCHDOG
TIMER
CONFIGURATION WORD
OSCILLATOR/
TIMING &
CONTROL
GENERAL
PURPOSE
REGISTER
FILE
(SRAM)
24, 25, 72 or
73 Bytes
WDT/TMR0
PRESCALER
OPTION REG. “OPTION”
“SLEEP”
“CODE
PROTECT”
“OSC
SELECT”
DIRECT ADDRESS
TMR0
FROM W
FROM W
“TRIS 5” “TRIS 6” “TRIS 7”
FSR
TRISA PORTA TRISB PORTC
TRISC
PORTB
FROM W
T0CKI
PIN
9-11
9-11
12
12
8
W
44
4
DATA BUS
8
88
8
8
8
8
ALU
STATUS
FROM W
CLKOUT
8
9
6
5
5-7
OSC1 OSC2 MCLR
LITERALS
PC “DISABLE”
2
RA3:RA0 RB7:RB0 RC7:RC0
(28-Pin
Devices Only)
DIRECT RAM
ADDRESS
1998 Microchip Technology Inc.
Preliminary
DS30453B-page 11
PIC16C5X
TABLE 3-1: PINOUT DESCRIPTION - PIC16C52, PIC16C54s, PIC16CR54s, PIC16C56s,
PIC16CR56s, PIC16C58s, PIC16CR58s
Name DIP, SOIC
No. SSOP
No. I/O/P
Type Input
Levels Description
RA0
RA1
RA2
RA3
17
18
1
2
19
20
1
2
I/O
I/O
I/O
I/O
TTL
TTL
TTL
TTL
Bi-directional I/O port
RB0
RB1
RB2
RB3
RB4
RB5
RB6
RB7
6
7
8
9
10
11
12
13
7
8
9
10
11
12
13
14
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
TTL
TTL
TTL
TTL
TTL
TTL
TTL
TTL
Bi-directional I/O port
T0CKI 3 3 I ST Clock input to Timer0. Must be tied to V
SS
or V
DD,
if not in
use, to reduce current consumption.
MCLR/V
PP
4 4 I ST Master clear (reset) input/programming voltage input. This
pin is an active low reset to the device. Voltage on the
MCLR/V
PP
pin must not exceed V
DD
to avoid unintended
entering of programming mode.
OSC1/CLKIN 16 18 I ST Oscillator crystal input/external clock source input.
OSC2/CLKOUT 15 17 O Oscillator crystal output. Connects to crystal or resonator in
crystal oscillator mode. In RC mode, OSC2 pin outputs
CLK OUT which has 1/4 the frequency of OSC1, and denotes
the instruction cycle rate.
V
DD
14 15,16 P Positive supply for logic and I/O pins.
V
SS
5 5,6 P Ground reference for logic and I/O pins.
Legend: I = input, O = output, I/O = input/output,
P = power, — = Not Used, TTL = TTL input,
ST = Schmitt Trigger input
PIC16C5X
DS30453B-page 12
Preliminary
1998 Microchip Technology Inc.
TABLE 3-2: PINOUT DESCRIPTION
-
PIC16C55s, PIC16C57s, PIC16CR57s
Name DIP, SOIC
No. SSOP
No. I/O/P
Type Input
Levels Description
RA0
RA1
RA2
RA3
6
7
8
9
5
6
7
8
I/O
I/O
I/O
I/O
TTL
TTL
TTL
TTL
Bi-directional I/O port
RB0
RB1
RB2
RB3
RB4
RB5
RB6
RB7
10
11
12
13
14
15
16
17
9
10
11
12
13
15
16
17
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
TTL
TTL
TTL
TTL
TTL
TTL
TTL
TTL
Bi-directional I/O port
RC0
RC1
RC2
RC3
RC4
RC5
RC6
RC7
18
19
20
21
22
23
24
25
18
19
20
21
22
23
24
25
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
TTL
TTL
TTL
TTL
TTL
TTL
TTL
TTL
Bi-directional I/O port
T0CKI 1 2 I ST Clock input to Timer0. Must be tied to V
SS
or V
DD
if not in use
to reduce current consumption.
MCLR 28 28 I ST Master clear (reset) input. This pin is an active lo w reset to the
device.
OSC1/CLKIN 27 27 I ST Oscillator crystal input/external clock source input.
OSC2/CLKOUT 26 26 O Oscillator crystal output. Connects to crystal or resonator in
crystal oscillator mode. In RC mode, OSC2 pin outputs
CLKOUT which has 1/4 the frequency of OSC1, and denotes
the instruction cycle rate.
V
DD
2 3,4 P Positive supply for logic and I/O pins.
V
SS
4 1,14 P Ground reference for logic and I/O pins.
N/C 3,5 Unused, do not connect
Legend: I = input, O = output, I/O = input/output,
P = power, — = Not Used,
TTL = TTL input, ST = Schmitt Trigger input
1998 Microchip Technology Inc.
Preliminary
DS30453B-page 13
PIC16C5X
3.1 Clocking Scheme/Instruction Cycle
The clock input (OSC1/CLKIN pin) is internally divided
by four to generate four non-overlapping quadrature
clocks namely Q1, Q2, Q3 and Q4. Internally, the
program counter is incremented every Q1, and the
instruction is fetched from program memory and
latched into instruction register in Q4. It is decoded
and executed dur ing the following Q1 through Q4. The
clocks and instruction execution flow is shown in
Figure 3-2 and Example 3-1.
3.2 Instruction Flow/Pipelining
An Instruction Cycle consists of four Q cycles (Q1, Q2,
Q3 and Q4). The instruction fetch and execute are
pipelined such that fetch takes one instruction cycle
while decode and execute takes another instruction
cycle. However, due to the pipelining, each instruction
effectively executes in one cycle. If an instruction
causes the program counter to change (e.g.,
GOTO
)
then two cycles are required to complete the
instruction (Example 3-1).
A fetch cycle begins with the program counter (PC)
incrementing in Q1.
In the execution cycle, the fetched instruction is
latched into the Instruction Register (IR) in cycle Q1.
This instruction is then decoded and executed during
the Q2, Q3, and Q4 cycles. Data memory is read
during Q2 (operand read) and written during Q4
(destination write).
FIGURE 3-2: CLOCK/INSTRUCTION CYCLE
EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
OSC1
Q1
Q2
Q3
Q4
PC
OSC2/CLKOUT
(RC mode)
PC PC+1 PC+2
Fetch INST (PC)
Execute INST (PC-1) Fetch INST (PC+1)
Execute INST (PC) Fetch INST (PC+2)
Execute INST (PC+1)
Internal
phase
clock
All instructions are single cycle, except for any program branches. These take two cycles since the fetch
instruction is “flushed” from the pipeline while the new instruction is being fetched and then executed.
1. MOVLW 55H Fetch 1 Execute 1
2. MOVWF PORTB Fetch 2 Execute 2
3. CALL SUB_1 Fetch 3 Execute 3
4. BSF PORTA, BIT3 Fetch 4 Flush
Fetch SUB_1 Execute SUB_1
PIC16C5X
DS30453B-page 14 Preliminary 1998 Microchip Technology Inc.
NOTES:
1998 Microchip Technology Inc. Preliminary DS30453B-page 15
PIC16C5X
4.0 MEMORY ORGANIZATION
PIC16C5X memory is organized into program memory
and data memory. For devices with more than 512
bytes of program memory, a paging scheme is used.
Program memory pages are accessed using one or
two STATUS register bits. For devices with a data
memory register file of more than 32 registers, a
banking scheme is used. Data memor y banks are
accessed using the File Selection Register (FSR).
4.1 Program Memory Organization
The PIC16C52 has a 9-bit Program Counter (PC)
capable of addressing a 384 x 12 program memory
space (Figure 4-1). The PIC16C54s , PIC16CR54s and
PIC16C55s have a 9-bit Program Counter (PC)
capable of addressing a 512 x 12 program memory
space (Figure 4-2). The PIC16C56s and PIC16CR56s
have a 10-bit Program Counter (PC) capable of
addressing a 1K x 12 program memory space
(Figure 4-3). The PIC16CR57s, PIC16C58s and
PIC16CR58s hav e an 11-bit Prog r am Counter capab le
of addressing a 2K x 12 program memory space
(Figure 4-4). Accessing a location above the physically
implemented address will cause a wraparound.
The reset vector for the PIC16C52 is at 17Fh. A NOP
at the reset vector location will cause a restar t at
location 000h. The reset vector for the PIC16C54s,
PIC16CR54s and PIC16C55s is at 1FFh. The reset
vector for the PIC16C56s and PIC16CR56s is at
3FFh. The reset vector for the PIC16C57s,
PIC16CR57s, PIC16C58s, and PIC16CR58s is at
7FFh.
FIGURE 4-1: PIC16C52 PROGRAM
MEMORY MAP AND STACK
PC<8:0>
Stack Level 1
Stack Level 2
User Memory
Space
9
000h
Reset V ector
On-chip Program
Memory
17Fh
CALL, RETLW
FIGURE 4-2: PIC16C54s/CR54s/C55s
PROGRAM MEMORY MAP
AND STACK
FIGURE 4-3: PIC16C56s/CR56s
PROGRAM MEMORY MAP
AND STACK
PC<8:0>
Stack Level 1
Stack Level 2
User Memory
Space
CALL, RETLW 9
000h
1FFh
Reset V ector
0FFh
100h
On-chip
Program
Memory
PC<9:0>
Stack Level 1
Stack Level 2
User Memory
Space
10
000h
1FFh
Reset V ector
0FFh
100h
On-chip Program
Memory (Page 0)
On-chip Program
Memory (Page 1)
200h
2FFh
300h
3FFh
CALL, RETLW
PIC16C5X
DS30453B-page 16 Preliminary 1998 Microchip Technology Inc.
FIGURE 4-4: PIC16C57s/CR57s/C58s/
CR58s PROGRAM MEMORY
MAP AND STACK
PC<10:0>
Stack Level 1
Stack Level 2
User Memory
Space
11
000h
1FFh
Reset V ector
0FFh
100h
On-chip Program
Memory (Page 0)
On-chip Program
Memory (Page 1)
On-chip Program
Memory (Page 2)
On-chip Program
Memory (Page 3)
200h
3FFh
2FFh
300h
400h
5FFh
4FFh
500h
600h
7FFh
6FFh
700h
CALL, RETLW
1998 Microchip Technology Inc. Preliminary DS30453B-page 17
PIC16C5X
4.2 Data Memory Organization
Data memory is composed of registers, or bytes of
RAM. Therefore, data memor y for a device is specified
by its register file. The register file is divided into two
functional groups: special function registers and
general purpose registers.
The special function registers include the TMR0
register, the Program Counter (PC), the Status
Register, the I/O registers (por ts), and the File Select
Register (FSR). In addition, special pur pose registers
are used to control the I/O port configuration and
prescaler options.
The general purpose registers are used for data and
control information under command of the instructions.
For the PIC16C52, PIC16C54s, PIC16CR54s,
PIC16C56s and PIC16CR56s, the register file is
composed of 7 special function registers and 25
general purpose registers (Figure 4-5).
For the PIC16C55s, the register file is composed of 8
special function registers and 24 general pur pose
registers.
For the PIC16C57s and PIC16CR57s, the register file
is composed of 8 special function registers, 24 general
purpose registers and up to 48 additional general
purpose registers that may be addressed using a
banking scheme (Figure 4-6).
For the PIC16C58s and PIC16CR58s, the register file
is composed of 7 special function registers, 25 general
purpose registers and up to 48 additional general
purpose registers that may be addressed using a
banking scheme (Figure 4-7).
4.2.1 GENERAL PURPOSE REGISTER FILE
The register file is accessed either directly or indirectly
through the file select register FSR (Section 4.7).
FIGURE 4-5: PIC16C52, PIC16C54s,
PIC16CR54s, PIC16C55s,
PIC16C56s, PIC16CR56s
REGISTER FILE MAP
File Address
00h
01h
02h
03h
04h
05h
06h
07h
1Fh
INDF(1)
TMR0
PCL
STATUS
FSR
PORTA
PORTB
General
Purpose
Registers
Note 1: Not a physical register. See Section 4.7
2: PIC16C55s only, others are a general
purpose register.
0Fh
10h
PORTC(2)
PIC16C5X
DS30453B-page 18 Preliminary 1998 Microchip Technology Inc.
FIGURE 4-6: PIC16C57s/CR57s REGISTER FILE MAP
FIGURE 4-7: PIC16C58s/CR58s REGISTER FILE MAP
File Address
00h
01h
02h
03h
04h
05h
06h
07h
1Fh
INDF(1)
TMR0
PCL
STATUS
FSR
PORTA
PORTB
0Fh 10h
Bank 0 Bank 1 Bank 2 Bank 3
3Fh
30h
20h
2Fh
5Fh
50h
40h
4Fh
7Fh
70h
60h
6Fh
General
Purpose
Registers
General
Purpose
Registers
General
Purpose
Registers
General
Purpose
Registers
General
Purpose
Registers
PORTC
08h
Addresses map back to
addresses in Bank 0.
Note 1: Not a physical register. See Section 4.7
FSR<6:5> 00 01 10 11
File Address
00h
01h
02h
03h
04h
05h
06h
07h
1Fh
INDF(1)
TMR0
PCL
STATUS
FSR
PORTA
PORTB
0Fh 10h
Bank 0 Bank 1 Bank 2 Bank 3
3Fh
30h
20h
2Fh
5Fh
50h
40h
4Fh
7Fh
70h
60h
6Fh
General
Purpose
Registers
General
Purpose
Registers
General
Purpose
Registers
General
Purpose
Registers
General
Purpose
Registers
Addresses map back to
addresses in Bank 0.
Note 1: Not a physical register. See Section 4.7
FSR<6:5> 00 01 10 11
1998 Microchip Technology Inc. Preliminary DS30453B-page 19
PIC16C5X
4.2.2 SPECIAL FUNCTION REGISTERS
The Special Function Registers are registers used by
the CPU and peripheral functions to control the
operation of the device (Table 4-1).
The special registers can be classified into two sets.
The special function registers associated with the
“core” functions are descr ibed in this section. Those
related to the operation of the peripheral features are
described in the section for each peripheral feature.
TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Value on
Power-On
Reset
Value on
MCLR and
WDT Reset
N/A TRIS I/O control registers (TRISA, TRISB, TRISC) 1111 1111 1111 1111
N/A OPTION Contains control bits to configure Timer0 and Timer0/WDT prescaler --11 1111 --11 1111
00h INDF Uses contents of FSR to address data memory (not a physical register) xxxx xxxx uuuu uuuu
01h TMR0 8-bit real-time clock/counter xxxx xxxx uuuu uuuu
02h(1) PCL Low order 8 bits of PC 1111 1111 1111 1111
03h STATUS PA2 PA1 PA0 TO PD ZDCC0001 1xxx 000q quuu
04h FSR Indirect data memory address pointer 1xxx xxxx 1uuu uuuu
05h PORTA RA3 RA2 RA1 RA0 ---- xxxx ---- uuuu
06h PORTB RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 xxxx xxxx uuuu uuuu
07h(2) PORTC RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 xxxx xxxx uuuu uuuu
Legend: Shaded boxes = unimplemented or unused, = unimplemented, read as '0' (if applicable)
x = unknown, u = unchanged, q = see the tables in Section 7.7 for possible values.
Note 1: The upper byte of the Program Counter is not directly accessible. See Section 4.5
for an explanation of how to access these bits.
2: File address 07h is a general purpose register on the PIC16C52, PIC16C54s, PIC16CR54s, PIC16C56s, PIC16CR56s,
PIC16C58s and PIC16CR58s.
PIC16C5X
DS30453B-page 20 Preliminary 1998 Microchip Technology Inc.
4.3 STATUS Register
This register contains the arithmetic status of the ALU,
the RESET status, and the page preselect bits for
program memories larger than 512 words.
The STATUS register can be the destination for any
instruction, as with any other register. If the STATUS
register is the destination for an instruction that affects
the Z, DC or C bits, then the write to these three bits is
disabled. These bits are set or cleared according to
the device logic. Furthermore, the TO and PD bits are
not writable. Therefore, the result of an instruction with
the STATUS register as destination may be different
than intended.
For example, CLRF STATUS will clear the upper three
bits and set the Z bit. This leaves the STATUS register
as 000u u1uu (where u = unchanged).
It is recommended, therefore, that only BCF, BSF and
MOVWF instructions be used to alter the STATUS
register because these instructions do not affect the Z,
DC or C bits from the STATUS register. For other
instructions, which do affect STATUS bits, see
Section 8.0, Instruction Set Summary.
FIGURE 4-8: STATUS REGISTER (ADDRESS:03h)
R/W-0 R/W-0 R/W-0 R-1 R-1 R/W-x R/W-x R/W-x
PA2 PA1 PA0 TO PD Z DC C R = Readable bit
W = Writable bit
- n = Value at POR reset
bit7 6 5 4 3 2 1 bit0
bit 7: PA2: This bit unused at this time.
Use of the PA2 bit as a general purpose read/write bit is not recommended, since this may affect upward
compatibility with future products.
bit 6-5: PA1:PA0: Program page preselect bits (PIC16C56s/CR56s)(PIC16C57s/CR57s)(PIC16C58s/CR58s)
00 = Page 0 (000h - 1FFh) - PIC16C56s/CR56s, PIC16C57s/CR57s, PIC16C58s/CR58s
01 = Page 1 (200h - 3FFh) - PIC16C56s/CR56s, PIC16C57s/CR57s, PIC16C58s/CR58s
10 = Page 2 (400h - 5FFh) - PIC16C57s/CR57s, PIC16C58s/CR58s
11 = Page 3 (600h - 7FFh) - PIC16C57s/CR57s, PIC16C58s/CR58s
Each page is 512 words.
Using the PA1:PA0 bits as general purpose read/write bits in devices which do not use them for program
page preselect is not recommended since this may affect upward compatibility with future products.
bit 4: TO: Time-out bit
1 = After power-up, CLRWDT instruction, or SLEEP instruction
0 = A WDT time-out occurred
bit 3: PD: Power-down bit
1 = After power-up or by the CLRWDT instruction
0 = By execution of the SLEEP instruction
bit 2: Z: Zero bit
1 = The result of an arithmetic or logic operation is zero
0 = The result of an arithmetic or logic operation is not zero
bit 1: DC: Digit carry/borrow bit (for ADDWF and SUBWF instructions)
ADDWF
1 = A carry from the 4th low order bit of the result occurred
0 = A carry from the 4th low order bit of the result did not occur
SUBWF
1 = A borrow from the 4th low order bit of the result did not occur
0 = A borrow from the 4th low order bit of the result occurred
bit 0: C: Carry/borrow bit (for ADDWF, SUBWF and RRF, RLF instructions)
ADDWF SUBWF RRF or RLF
1 = A carry occurred 1 = A borrow did not occur Load bit with LSb or MSb, respectively
0 = A carry did not occur 0 = A borrow occurred
1998 Microchip Technology Inc. Preliminary DS30453B-page 21
PIC16C5X
4.4 OPTION Register
The OPTION register is a 6-bit wide, write-only
register which contains various control bits to
configure the Timer0/WDT prescaler and Timer0.
By executing the OPTION instruction, the contents of
the W register will be transferred to the OPTION
register. A RESET sets the OPTION<5:0> bits.
FIGURE 4-9: OPTION REGISTER
U-0 U-0 W-1 W-1 W-1 W-1 W-1 W-1
T0CS T0SE PSA PS2 PS1 PS0 W = Writable bit
U = Unimplemented bit
- n = Value at POR reset
bit7 6 5 4 3 2 1 bit0
bit 7-6: Unimplemented.
bit 5: T0CS: Timer0 clock source select bit
1 = Transition on T0CKI pin
0 = Internal instruction cycle clock (CLKOUT)
bit 4: T0SE: Timer0 source edge select bit
1 = Increment on high-to-low transition on T0CKI pin
0 = Increment on low-to-high transition on T0CKI pin
bit 3: PSA: Prescaler assignment bit
1 = Prescaler assigned to the WDT (not implemented on PIC16C52)
0 = Prescaler assigned to Timer0
bit 2-0: PS2:PS0: Prescaler rate select bits
000
001
010
011
100
101
110
111
1 : 2
1 : 4
1 : 8
1 : 16
1 : 32
1 : 64
1 : 128
1 : 256
1 : 1
1 : 2
1 : 4
1 : 8
1 : 16
1 : 32
1 : 64
1 : 128
Bit Value Timer0 Rate WDT Rate (not implemented on PIC16C52)
PIC16C5X
DS30453B-page 22 Preliminary 1998 Microchip Technology Inc.
4.5 Program Counter
As a program instruction is executed, the Program
Counter (PC) will contain the address of the next
program instruction to be executed. The PC value is
increased by one every instruction cycle, unless an
instruction changes the PC.
For a GOTO instruction, bits 8:0 of the PC are provided
by the GOTO instruction word. The PC Latch (PCL) is
mapped to PC<7:0> (Figure 4-10 and Figure 4-11).
For the PIC16C56s, PIC16CR56s, PIC16C57s,
PIC16CR57s, PIC16C58s and PIC16CR58s, a page
number must be supplied as well. Bit5 and bit6 of the
STATUS register provide page infor mation to bit9 and
bit10 of the PC (Figure 4-11 and Figure 4-12).
For a CALL instr uction, or any instruction where the
PCL is the destination, bits 7:0 of the PC again are
provided by the instruction word. However, PC<8>
does not come from the instruction word, but is always
cleared (Figure 4-10 and Figure 4-11).
Instructions where the PCL is the destination, or
Modify PCL instructions, include MOVWF PC, ADDWF
PC, and BSF PC,5.
For the PIC16C56s, PIC16CR56s, PIC16C57s,
PIC16CR57s, PIC16C58s and PIC16CR58s, a page
number again must be supplied. Bit5 and bit6 of the
STATUS register provide page infor mation to bit9 and
bit10 of the PC (Figure 4-11 and Figure 4-12).
Note: Because PC<8> is cleared in the CALL
instruction, or any Modify PCL instruction,
all subroutine calls or computed jumps are
limited to the first 256 locations of any pro-
gram memory page (512 words long).
FIGURE 4-10: LOADING OF PC
BRANCH INSTRUCTIONS -
PIC16C52, PIC16C54s,
PIC16CR54s, PIC16C55s
FIGURE 4-11: LOADING OF PC
BRANCH INSTRUCTIONS -
PIC16C56s/PIC16CR56s
PC 87 0
PCL
PC 87 0
PCL
Reset to '0'
Instruction Word
Instruction Word
GOTO Instruction
CALL or Modify PCL Instruction
PA1:PA0
2
STATUS
PC 87 0
PCL
910
PA1:PA0
2
STATUS
PC 87 0
PCL
910
Instruction Word
Reset to ‘0’
Instruction Word
70
70
GOTO Instruction
CALL or Modify PCL Instruction
1998 Microchip Technology Inc. Preliminary DS30453B-page 23
PIC16C5X
FIGURE 4-12: LOADING OF PC
BRANCH INSTRUCTIONS -
PIC16C57s/PIC16CR57s, AND
PIC16C58s/PIC16CR58s
PA1:PA0
2
STATUS
PC 87 0
PCL
910
PA1:PA0
2
STATUS
PC 87 0
PCL
910
Instruction Word
Reset to ‘0’
Instruction Word
70
70
GOTO Instruction
CALL or Modify PCL Instruction
4.5.1 PAGING CONSIDERATIONS –
PIC16C56s/CR56s, PIC16C57s/CR57s AND
PIC16C58s/CR58s
If the Program Counter is pointing to the last address
of a selected memory page, when it increments it will
cause the program to continue in the next higher page.
However, the page preselect bits in the STATUS
register will not be updated. Therefore, the next GOTO,
CALL, or Modify PCL instruction will send the program
to the page specified by the page preselect bits (PA0
or PA1:PA0).
For example, a NOP at location 1FFh (page 0)
increments the PC to 200h (page 1). A GOTO xxx at
200h will return the program to address 0xxh on page
0 (assuming that PA1:PA0 are clear).
To prevent this, the page preselect bits must be
updated under program control.
4.5.2 EFFECTS OF RESET
The Program Counter is set upon a RESET, which
means that the PC addresses the last location in the
last page i.e., the reset vector.
The STATUS register page preselect bits are cleared
upon a RESET, which means that page 0 is
pre-selected.
Therefore, upon a RESET, a GOTO instruction at the
reset vector location will automatically cause the
program to jump to page 0.
4.6 Stack
PIC16C5X devices have a 9-bit, 10-bit or 11-bit wide,
two-level hardware push/pop stack (Figure 4-2,
Figure 4-1, and Figure 4-3 respectively).
A CALL instr uction will
push
the current value of stack
1 into stack 2 and then push the current program
counter value , incremented b y one , into stac k le v el 1. If
more than two sequential CALL’s are executed, only
the most recent two return addresses are stored.
A RETLW instruction will
pop
the contents of stack level
1 into the program counter and then copy stack level 2
contents into level 1. If more than two sequential
RETLWs are executed, the stack will be filled with the
address previously stored in level 2. Note that the
W register will be loaded with the literal value specified
in the instruction. This is par ticularly useful for the
implementation of data look-up tables within the
program memory.
For the RETLW instr uction, the PC is loaded with the
Top Of Stack (TOS) contents. All of the devices
covered in this data sheet have a two-level stack. The
stack has the same bit width as the device PC.
PIC16C5X
DS30453B-page 24 Preliminary 1998 Microchip Technology Inc.
4.7 Indirect Data Addressing; INDF and
FSR Registers
The INDF register is not a physical register.
Addressing INDF actually addresses the register
whose address is contained in the FSR register (FSR
is a
pointer
). This is indirect addressing.
EXAMPLE 4-1: INDIRECT ADDRESSING
Register file 05 contains the value 10h
Register file 06 contains the value 0Ah
Load the value 05 into the FSR register
A read of the INDF register will return the value
of 10h
Increment the value of the FSR register by one
(FSR = 06h)
A read of the INDR register now will return the
value of 0Ah.
Reading INDF itself indirectly (FSR = 0) will produce
00h. Writing to the INDF register indirectly results in a
no-operation (although STATUS bits may be affected).
A simple program to clear RAM locations 10h-1Fh
using indirect addressing is shown in Example 4-2.
EXAMPLE 4-2: HOW TO CLEAR RAM
USING INDIRECT
ADDRESSING
movlw 0x10 ;initialize pointer
movwf FSR ; to RAM
NEXT clrf INDF ;clear INDF register
incf FSR,F ;inc pointer
btfsc FSR,4 ;all done?
goto NEXT ;NO, clear next
CONTINUE : ;YES, continue
The FSR is either a 5-bit (PIC16C52, PIC16C54s,
PIC16CR54s, PIC16C55s), 6-bit (PIC16C56s,
PIC16CR56s), or 7-bit (PIC16C57s, PIC16CR57s,
PIC16C58s, PIC16CR58s) wide register. It is used in
conjunction with the INDF register to indirectly address
the data memory area.
The FSR<4:0> bits are used to select data memory
addresses 00h to 1Fh.
PIC16C52, PIC16C54s, PIC16CR54s, PIC16C55s:
These do not use banking. FSR<6:5> are
unimplemented and read as '1's.
PIC16C57s, PIC16CR57s, PIC16C58s,
PIC16CR58s: FSR<6:5> are the bank select bits and
are used to select the bank to be addressed (00 =
bank 0, 01 = bank 1, 10 = bank 2, 11 = bank 3).
FIGURE 4-13: DIRECT/INDIRECT ADDRESSING
Note 1: For register map detail see Section 4.2.
bank location select
location select
bank select
Indirect Addressing
Direct Addressing
Data
Memory(1) 0Fh
10h
Bank 0 Bank 1 Bank 2 Bank 3
0
4
5
6(FSR)
1000 01 11
00h
1Fh 3Fh 5Fh 7Fh
(opcode) 04
5
6
(FSR)
Addresses map back
to addresses in Bank 0.
1998 Microchip Technology Inc. Preliminary DS30453B-page 25
PIC16C5X
5.0 I/O PORTS
As with any other register, the I/O registers can be
written and read under program control. Howe v er, read
instructions (e.g., MOVF PORTB,W) always read the I/O
pins independent of the pin’s input/output modes. On
RESET, all I/O ports are defined as input (inputs are at
hi-impedance) since the I/O control registers (TRISA,
TRISB, TRISC) are all set.
5.1 PORTA
PORTA is a 4-bit I/O register. Only the low order 4 bits
are used (RA3:RA0). Bits 7-4 are unimplemented and
read as '0's.
5.2 PORTB
PORTB is an 8-bit I/O register (PORTB<7:0>).
5.3 PORTC
PORTC is an 8-bit I/O register for PIC16C55s,
PIC16C57s and PIC16CR57s.
PORTC is a general purpose register for PIC16C52,
PIC16C54s, PIC16CR54s, PIC16C56s, PIC16C58s
and PIC16CR58s.
5.4 TRIS Registers
The output driver control registers are loaded with the
contents of the W register by executing the TRIS f
instruction. A '1' from a TRIS register bit puts the
corresponding output driver in a hi-impedance mode.
A '0' puts the contents of the output data latch on the
selected pins, enabling the output buffer.
The TRIS registers are “write-only” and are set (output
drivers disabled) upon RESET.
Note: A read of the por ts reads the pins, not the
output data latches. That is, if an output
driver on a pin is enabled and driven high,
but the external system is holding it low, a
read of the por t will indicate that the pin is
low.
5.5 I/O Interfacing
The equivalent circuit for an I/O port pin is shown in
Figure 5-1. All ports may be used for both input and
output operation. For input operations these ports are
non-latching. Any input must be present until read by
an input instruction (e.g., MOVF PORTB, W). The
outputs are latched and remain unchanged until the
output latch is rewritten. To use a port pin as output,
the corresponding direction control bit (in TRISA,
TRISB) must be cleared (= 0). For use as an input, the
corresponding TRIS bit must be set. Any I/O pin can
be programmed individually as input or output.
FIGURE 5-1: EQUIVALENT CIRCUIT
FOR A SINGLE I/O PIN
Note 1: I/O pins have protection diodes to VDD and VSS.
Data
Bus
QD
Q
CK
QD
Q
CK P
N
WR
Port
TRIS ‘f
Data
TRIS
RD Port
VSS
VDD
I/O
pin(1)
W
Reg
Latch
Latch
Reset
TABLE 5-1: SUMMARY OF PORT REGISTERS
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Value on
Power-On
Reset
Value on
MCLR and
WDT Reset
N/A TRIS I/O control registers (TRISA, TRISB, TRISC) 1111 1111 1111 1111
05h PORTA RA3 RA2 RA1 RA0 ---- xxxx ---- uuuu
06h PORTB RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 xxxx xxxx uuuu uuuu
07h PORTC RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 xxxx xxxx uuuu uuuu
Legend: Shaded boxes = unimplemented, read as ‘0’,
= unimplemented, read as '0', x = unknown, u = unchanged
PIC16C5X
DS30453B-page 26 Preliminary 1998 Microchip Technology Inc.
5.6 I/O Programming Considerations
5.6.1 BI-DIRECTIONAL I/O PORTS
Some instructions operate internally as read followed
by write operations. The BCF and BSF instructions, for
example, read the entire port into the CPU, execute
the bit operation and re-write the result. Caution must
be used when these instructions are applied to a por t
where one or more pins are used as input/outputs. For
example, a BSF operation on bit5 of PORTB will cause
all eight bits of PORTB to be read into the CPU, bit5 to
be set and the PORTB v alue to be written to the output
latches. If another bit of PORTB is used as a
bi-directional I/O pin (say bit0) and it is defined as an
input at this time, the input signal present on the pin
itself would be read into the CPU and rewritten to the
data latch of this particular pin, overwriting the
previous content. As long as the pin stays in the input
mode, no problem occurs. However, if bit0 is switched
into output mode later on, the content of the data latch
may now be unknown.
Example 5-1 shows the effect of two sequential
read-modify-write instructions (e.g., BCF, BSF, etc.) on
an I/O port.
A pin actively outputting a high or a low should not be
driven from external devices at the same time in order
to change the lev el on this pin (“wired-or”, “wired-and”).
The resulting high output currents may damage the
chip.
EXAMPLE 5-1: READ-MODIFY-WRITE
INSTRUCTIONS ON AN
I/O PORT
;Initial PORT Settings
; PORTB<7:4> Inputs
; PORTB<3:0> Outputs
;PORTB<7:6> have external pull-ups and are
;not connected to other circuitry
;
; PORT latch PORT pins
; ---------- ----------
BCF PORTB, 7 ;01pp pppp 11pp pppp
BCF PORTB, 6 ;10pp pppp 11pp pppp
MOVLW 03Fh ;
TRIS PORTB ;10pp pppp 10pp pppp
;
;Note that the user may have expected the pin
;values to be 00pp pppp. The 2nd BCF caused
;RB7 to be latched as the pin value (High).
5.6.2 SUCCESSIVE OPERATIONS ON I/O
PORTS
The actual write to an I/O por t happens at the end of
an instruction cycle, whereas for reading, the data
must be valid at the beginning of the instruction cycle
(Figure 5-2). Therefore, care must be exercised if a
write followed by a read operation is carried out on the
same I/O port. The sequence of instructions should
allow the pin voltage to stabilize (load dependent)
before the next instruction, which causes that file to be
read into the CPU, is executed. Otherwise, the
previous state of that pin may be read into the CPU
rather than the new state. When in doubt, it is better to
separate these instructions with a NOP or another
instruction not accessing this I/O port.
FIGURE 5-2: SUCCESSIVE I/O OPERATION
PC PC + 1 PC + 2 PC + 3
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
Instruction
fetched
RB7:RB0
MOVWF PORTB NOP
Port pin
sampled here
NOP
MOVF PORTB,W
Instruction
executed MOVWF PORTB
(Write to
PORTB)
NOP
MOVF PORTB,W
This example shows a write
to PORTB followed by a read
from PORTB.
(Read
PORTB)
Port pin
written here
1998 Microchip Technology Inc. Preliminary DS30453B-page 27
PIC16C5X
6.0 TIMER0 MODULE AND
TMR0 REGISTER
The Timer0 module has the following features:
8-bit timer/counter register, TMR0
- Readable and writable
8-bit software programmable prescaler
Internal or external clock select
- Edge select for external clock
Figure 6-1 is a simplified block diagram of the Timer0
module, while Figure 6-2 shows the electrical structure
of the Timer0 input.
Timer mode is selected by clearing the T0CS bit
(OPTION<5>). In timer mode, the Timer0 module will
increment every instruction cycle (without prescaler). If
TMR0 register is written, the increment is inhibited for
the following two cycles (Figure 6-3 and Figure 6-4).
The user can work around this by writing an adjusted
value to the TMR0 register.
Counter mode is selected by setting the T0CS bit
(OPTION<5>). In this mode, Timer0 will increment
either on ever y r ising or falling edge of pin T0CKI. The
incrementing edge is determined by the source edge
select bit T0SE (OPTION<4>). Clearing the T0SE bit
selects the rising edge. Restrictions on the external
clock input are discussed in detail in Section 6.1.
The prescaler may be used by either the Timer0
module or the Watchdog Timer, but not both. The
prescaler assignment is controlled in software by the
control bit PSA (OPTION<3>). Clearing the PSA bit
will assign the prescaler to Timer0. The prescaler is
not readable or writable. When the prescaler is
assigned to the Timer0 module , prescale v alues of 1:2,
1:4,..., 1:256 are selectable. Section 6.2 details the
operation of the prescaler.
A summary of registers associated with the Timer0
module is found in Table 6-1.
FIGURE 6-1: TIMER0 BLOCK DIAGRAM
FIGURE 6-2: ELECTRICAL STRUCTURE OF T0CKI PIN
Note 1: Bits T0CS, T0SE, PSA, PS2, PS1 and PS0 are located in the OPTION register.
2: The prescaler is shared with the Watchdog Timer (Figure 6-6).
T0CKI
T0SE(1)
0
1
1
0
pin
T0CS(1)
FOSC/4
Programmable
Prescaler(2)
Sync with
Internal
Clocks TMR0 reg
PSout
(2 cycle delay)
PSout
Data bus
8
PSA(1)
PS2, PS1, PS0(1)
3
Sync
VSS
VSS
RIN
Schmitt Trigger
NInput Buffer
T0CKI
pin
Note 1: ESD protection circuits
(1) (1)
PIC16C5X
DS30453B-page 28 Preliminary 1998 Microchip Technology Inc.
FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE
FIGURE 6-4: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2
TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Value on
Power-On
Reset
Value on
MCLR and
WDT Reset
01h TMR0 Timer0 - 8-bit real-time clock/counter xxxx xxxx uuuu uuuu
N/A OPTION T0CS T0SE PSA PS2 PS1 PS0 --11 1111 --11 1111
Legend: Shaded cells: Unimplemented bits,
- = unimplemented, x = unknown, u = unchanged,
PC-1
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
PC
(Program
Counter)
Instruction
Fetch
Timer0
PC PC+1 PC+2 PC+3 PC+4 PC+5 PC+6
T0 T0+1 T0+2 NT0 NT0 NT0 NT0+1 NT0+2
MOVWF TMR0 MO VF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MO VF TMR0,W
Write TMR0
executed Read TMR0
reads NT0 Read TMR0
reads NT0 Read TMR0
reads NT0 Read TMR0
reads NT0 + 1 Read TMR0
reads NT0 + 2
Instruction
Executed
PC-1
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
PC
(Program
Counter)
Instruction
Fetch
Timer0
PC PC+1 PC+2 PC+3 PC+4 PC+5 PC+6
T0 NT0+1
MOVWF TMR0 MO VF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W
Write TMR0
executed Read TMR0
reads NT0 Read TMR0
reads NT0 Read TMR0
reads NT0 Read TMR0
reads NT0 Read TMR0
reads NT0 + 1
T0+1 NT0
Instruction
Execute
T
0
1998 Microchip Technology Inc. Preliminary DS30453B-page 29
PIC16C5X
6.1 Using Timer0 with an External Clock
When an external clock input is used for Timer0, it
must meet certain requirements. The external clock
requirement is due to internal phase clock (TOSC)
synchronization. Also, there is a delay in the actual
incrementing of Timer0 after synchronization.
6.1.1 EXTERNAL CLOCK SYNCHRONIZATION
When no prescaler is used, the external clock input is
the same as the prescaler output. The synchronization
of T0CKI with the internal phase clocks is
accomplished by sampling the prescaler output on the
Q2 and Q4 cycles of the internal phase clocks
(Figure 6-5). Therefore, it is necessary for T0CKI to be
high for at least 2TOSC (and a small RC delay of 20 ns)
and low for at least 2TOSC (and a small RC delay of
20 ns). Refer to the electrical specification of the
desired device.
When a prescaler is used, the external clock input is
divided by the asynchronous ripple counter-type
prescaler so that the prescaler output is symmetrical.
For the external clock to meet the sampling
requirement, the ripple counter must be taken into
account. Therefore, it is necessar y for T0CKI to have a
period of at least 4TOSC (and a small RC delay of
40 ns) divided by the prescaler value. The only
requirement on T0CKI high and low time is that they
do not violate the minimum pulse width requirement of
10 ns. Refer to parameters 40, 41 and 42 in the
electrical specification of the desired device.
6.1.2 TIMER0 INCREMENT DELAY
Since the prescaler output is synchronized with the
internal clocks, there is a small delay from the time the
external clock edge occurs to the time the Timer0
module is actually incremented. Figure 6-5 shows the
delay from the external clock edge to the timer
incrementing.
FIGURE 6-5: TIMER0 TIMING WITH EXTERNAL CLOCK
Increment Timer0 (Q4)
External Clock Input or Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
Timer0 T0 T0 + 1 T0 + 2
Small pulse
misses sampling
External Clock/Prescaler
Output After Sampling (3)
Note 1:
2:
3:
Delay from clock input change to Timer0 increment is 3Tosc to 7Tosc. (Duration of Q = Tosc).
Therefore, the error in measuring the interval between two edges on Timer0 input = ± 4Tosc max.
External clock if no prescaler selected, Prescaler output otherwise.
The arrows indicate the points in time where sampling occurs.
Prescaler Output (2)
(1)
PIC16C5X
DS30453B-page 30 Preliminary 1998 Microchip Technology Inc.
6.2 Prescaler
An 8-bit counter is available as a prescaler for the
Timer0 module, or as a postscaler for the Watchdog
Timer (WDT) (WDT postscaler not implemented on
PIC16C52), respectively (Section 6.1.2). For simplicity,
this counter is being referred to as “prescaler”
throughout this data sheet. Note that the prescaler
may be used by either the Timer0 module or the WDT,
but not both. Thus, a prescaler assignment for the
Timer0 module means that there is no prescaler for
the WDT, and vice-versa.
The PSA and PS2:PS0 bits (OPTION<3:0>) determine
prescaler assignment and prescale ratio.
When assigned to the Timer0 module, all instructions
writing to the TMR0 register (e.g., CLRF 1, MOVWF 1,
BSF 1,x, etc.) will clear the prescaler. When assigned
to WDT, a CLRWDT instruction will clear the prescaler
along with the WDT. The prescaler is neither readable
nor writable. On a RESET, the prescaler contains all
'0's.
6.2.1 SWITCHING PRESCALER ASSIGNMENT
The prescaler assignment is fully under software control
(i.e., it can be changed “on the fly” during program
execution). To avoid an unintended device RESET, the
following instruction sequence (Example 6-1) must be
executed when changing the prescaler assignment from
Timer0 to the WDT.
EXAMPLE 6-1: CHANGING PRESCALER
(TIMER0WDT)
1.CLRWDT ;Clear WDT
2.CLRF TMR0 ;Clear TMR0 & Prescaler
3.MOVLW '00xx1111’b ;These 3 lines (5, 6, 7)
4.OPTION ; are required only if
; desired
5.CLRWDT ;PS<2:0> are 000 or 001
6.MOVLW '00xx1xxx’b ;Set Postscaler to
7.OPTION ; desired WDT rate
To change prescaler from the WDT to the Timer0
module, use the sequence shown in Example 6-2. This
sequence must be used even if the WDT is disabled. A
CLRWDT instruction should be executed before switching
the prescaler.
EXAMPLE 6-2: CHANGING PRESCALER
(WDTTIMER0)
CLRWDT ;Clear WDT and
;prescaler
MOVLW 'xxxx0xxx' ;Select TMR0, new
;prescale value and
;clock source
OPTION
FIGURE 6-6: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER
T0CKI
T0SE
pin
TCY ( = Fosc/4)
Sync
2
Cycles TMR0 reg
8-bit Prescaler
8 - to - 1MUX
M
MUX
Watchdog
Timer
PSA
01
0
1
WDT
Time-Out
PS2:PS0
8
Note: T0CS, T0SE, PSA, PS2:PS0 are bits in the OPTION register.
PSA
WDT Enable bit
0
1
0
1
Data Bus
8
PSA
T0CS
M
U
XM
U
X
U
X
WDT not implemented on PIC16C52.
1998 Microchip Technology Inc. Preliminary DS30453B-page 31
PIC16C5X
7.0 SPECIAL FEATURES OF THE
CPU
What sets a microcontroller apart from other
processors are special circuits that deal with the
needs of real-time applications. The PIC16C5X family
of microcontrollers has a host of such features
intended to maximize system reliability, minimize cost
through elimination of external components, provide
power saving operating modes and offer code
protection. These features are:
Oscillator selection
Reset
Power-On Reset (POR)
Device Reset Timer (DRT)
W atchdog Timer (WDT)
(not implemented on PIC16C52)
SLEEP
Code protection
ID locations (not implemented on PIC16C52)
The PIC16C5X Family has a Watchdog Timer which
can be shut off only through configuration bit WDTE. It
runs off of its own RC oscillator for added reliability.
There is an 18 ms delay provided by the Device Reset
Timer (DRT), intended to keep the chip in reset until
the crystal oscillator is stable. With this timer on-chip,
most applications need no external reset circuitry.
The SLEEP mode is designed to offer a very low
current power-do wn mode. The user can w ake up from
SLEEP through external reset or through a Watchdog
Timer time-out. Several oscillator options are also
made available to allow the part to fit the application.
The RC oscillator option saves system cost while the
LP crystal option saves power. A set of configuration
bits are used to select various options.
7.1 Configuration Bits
Configuration bits can be programmed to select
various device configurations. Two bits are for the
selection of the oscillator type and one bit is the
Watchdog Timer enable bit. Nine bits are code
protection bits (Figure 7-1 and Figure 7-2) for the
PIC16C54, PIC16CR54, PIC16C56, PIC16CR56,
PIC16C58, and PIC16CR58 devices.
QTP or ROM devices have the oscillator configuration
programmed at the factor y and these par ts are tested
accordingly (see "Product Identification System"
diagrams in the back of this data sheet).
FIGURE 7-1: CONFIGURATION WORD FOR
PIC16CR54A/C54B/CR54B/C54C/CR54C/C55A/C56A/CR56A/C57C/
CR57B/CR57C/C58B/CR58A/CR58B
CP CP CP CP CP CP CP CP CP WDTE FOSC1 FOSC0 Register: CONFIG
Address(1): FFFh
bit11 10 987654321bit0
bit 11-3: CP: Code protection bits
1 = Code protection off
0 = Code protection on
bit 2: WDTE: Watchdog timer enable bit
1 = WDT enabled
0 = WDT disabled
bit 1-0: FOSC1:FOSC0: Oscillator selection bits
11 = RC oscillator
10 = HS oscillator
01 = XT oscillator
00 = LP oscillator
Note 1: Refer to the PIC16C5X Programming Specification (Literature Number DS30190) to deter-
mine how to access the configuration word.
PIC16C5X
DS30453B-page 32 Preliminary 1998 Microchip Technology Inc.
FIGURE 7-2: CONFIGURATION WORD FOR PIC16C52/C54/C54A/C55/C56/C57/C58A
CP WDTE FOSC1 FOSC0 Register: CONFIG
Address(1): FFFh
bit11 10 987654321bit0
bit 11-4: Unimplemented: Read as ’0’
bit 3: CP: Code protection bit.
1 = Code protection off
0 = Code protection on
bit 2: WDTE: Watchdog timer enable bit (not implemented on PIC16C52)
1 = WDT enabled
0 = WDT disabled
bit 1-0: FOSC1:FOSC0: Oscillator selection bits(2)
11 = RC oscillator
10 = HS oscillator
01 = XT oscillator
00 = LP oscillator
Note 1: Refer to the PIC16C5X Prog ramming Specifications (Literature Number DS30190) to deter-
mine how to access the configuration word.
2: PIC16C52 supports XT and RC oscillator only.
PIC16LV54A supports XT, RC and LP oscillator only.
PIC16LV58A supports XT, RC and LP oscillator only.
1998 Microchip Technology Inc. Preliminary DS30453B-page 33
PIC16C5X
7.2 Oscillator Configurations
7.2.1 OSCILLATOR TYPES
PIC16C5Xs can be operated in four different oscillator
modes. The user can program two configuration bits
(FOSC1:FOSC0) to select one of these four modes:
LP: Low Power Crystal
XT: Crystal/Resonator
HS: High Speed Crystal/Resonator
RC: Resistor/Capacitor
7.2.2 CRYSTAL OSCILLATOR / CERAMIC
RESONATORS
In XT, LP or HS modes, a crystal or ceramic resonator
is connected to the OSC1/CLKIN and OSC2/CLKOUT
pins to establish oscillation (Figure 7-3). The
PIC16C5X oscillator design requires the use of a
parallel cut crystal. Use of a series cut crystal may give
a frequency out of the crystal manufacturers
specifications. When in XT, LP or HS modes, the
device can have an external clock source drive the
OSC1/CLKIN pin (Figure 7-4).
FIGURE 7-3: CRYSTAL OPERATION
(OR CERAMIC RESONATOR)
(HS, XT OR LP OSC
CONFIGURATION)
Note: Not all oscillator selections available for all
parts. See Section 7.1.
Note 1: See Capacitor Selection tables for
recommended values of C1 and C2.
2: A series resistor (RS) ma y be required f or
AT strip cut crystals.
3: RF varies with the crystal chosen (appro x.
value = 10 M).
C1(1)
C2(1)
XTAL
OSC2
OSC1
RF(3) SLEEP
To internal
logic
RS(2)
PIC16C5X
FIGURE 7-4: EXTERNAL CLOCK INPUT
OPERATION (HS, XT OR LP
OSC CONFIGURATION)
TABLE 7-1: CAPACITOR SELECTION
FOR CERAMIC RESONATORS
- PIC16C5X, PIC16CR5X
TABLE 7-2: CAPACITOR SELECTION
FOR CRYSTAL OSCILLATOR
- PIC16C5X, PIC16CR5X
Osc
Type Resonator
Freq Cap. Range
C1 Cap. Range
C2
XT 455 kHz
2.0 MHz
4.0 MHz
22-100 pF
15-68 pF
15-68 pF
22-100 pF
15-68 pF
15-68 pF
HS 4.0 MHz
8.0 MHz
16.0 MHz
15-68 pF
10-68 pF
10-22 pF
15-68 pF
10-68 pF
10-22 pF
Note: These values are f or design guidance only.
Since each resonator has its own charac-
teristics, the user should consult the reso-
nator manufacturer for appropriate values
of external components.
Osc
Type Resonator
Freq Cap.Range
C1 Cap. Range
C2
LP 32 kHz(1)
100 kHz
200 kHz
15 pF
15-30 pF
15-30 pF
15 pF
30-47 pF
15-82 pF
XT 100 kHz
200 kHz
455 kHz
1 MHz
2 MHz
4 MHz
15-30 pF
15-30 pF
15-30 pF
15-30 pF
15-30 pF
15-47 pF
200-300 pF
100-200 pF
15-100 pF
15-30 pF
15-30 pF
15-47 pF
HS 4 MHz
8 MHz
20 MHz
15-30 pF
15-30 pF
15-30 pF
15-30 pF
15-30 pF
15-30 pF
Note 1: For VDD > 4.5V, C1 = C2 30 pF is
recommended.
2: These values are for design guidance only.
Rs may be required in HS mode as well as
XT mode to avoid overdriving crystals with
low drive level specification. Since each
crystal has its own characteristics, the user
should consult the crystal manufacturer for
appropriate values of external components.
Note: If you change from this device to
another device, please verify oscillator
characteristics in your application.
Clock from
ext. system OSC1
OSC2PIC16C5X
Open
PIC16C5X
DS30453B-page 34 Preliminary 1998 Microchip Technology Inc.
7.2.3 EXTERNAL CRYSTAL OSCILLATOR
CIRCUIT
Either a prepackaged oscillator or a simple oscillator
circuit with TTL gates can be used as an external
crystal oscillator circuit. Prepackaged oscillators
provide a wide operating range and better stability. A
well-designed crystal oscillator will provide good
performance with TTL gates. Two types of crystal
oscillator circuits can be used: one with parallel
resonance, or one with series resonance.
Figure 7-5 shows implementation of a parallel
resonant oscillator circuit. The circuit is designed to
use the fundamental frequency of the crystal. The
74AS04 inverter perfor ms the 180-degree phase shift
that a parallel oscillator requires. The 4.7 k resistor
provides the negative feedback for stability. The 10 k
potentiometers bias the 74AS04 in the linear region.
This circuit could be used for external oscillator
designs.
FIGURE 7-5: EXTERNAL PARALLEL
RESONANT CRYSTAL
OSCILLATOR CIRCUIT
(USING XT, HS OR LP
OSCILLATOR MODE)
This circuit is also designed to use the fundamental
frequency of the crystal. The inverter performs a
180-degree phase shift in a series resonant oscillator
circuit. The 330 resistors provide the negative
feedback to bias the inverters in their linear region.
Note: If you change from this device to
another device, please verify oscillator
characteristics in your application.
20 pF
+5V
20 pF
10k 4.7k
10k
74AS04
XTAL
10k
74AS04 PIC16C5X
OSC1
To Other
Devices
OSC2
100k
FIGURE 7-6: EXTERNAL SERIES
RESONANT CRYSTAL
OSCILLATOR CIRCUIT
(USING XT, HS OR LP
OSCILLATOR MODE)
7.2.4 RC OSCILLATOR
For timing insensitive applications, the RC device
option offers additional cost savings. The RC oscillator
frequency is a function of the supply voltage, the
resistor (Rext) and capacitor (Cext) values, and the
operating temperature. In addition to this, the oscillator
frequency will vary from unit to unit due to normal
process parameter variation. Furthermore, the
difference in lead fr ame capacitance between package
types will also affect the oscillation frequency,
especially for low Cext values. The user also needs to
take into account variation due to tolerance of external
R and C components used.
Figure 7-7 shows how the R/C combination is
connected to the PIC16C5X. For Rext values below
2.2 k, the oscillator operation may become unstable,
or stop completely. For very high Rext values
(e.g., 1 M) the oscillator becomes sensitive to noise,
humidity and leakage. Thus, we recommend keeping
Rext between 3 k and 100 k.
Although the oscillator will operate with no external
capacitor (Cext = 0 pF), we recommend using values
above 20 pF for noise and stability reasons. With no or
small external capacitance, the oscillation frequency
can vary dramatically due to changes in external
capacitances, such as PCB trace capacitance or
package lead frame capacitance.
Note: If you change from this device to
another device, please verify oscillator
characteristics in your application.
330
74AS04 74AS04 PIC16C5X
OSC1
To Other
Devices
XTAL
330
74AS04
0.1 µF
OSC2
100k
1998 Microchip Technology Inc. Preliminary DS30453B-page 35
PIC16C5X
The Electrical Specifications sections show RC
frequency variation from part to part due to normal
process variation.
Also, see the Electrical Specifications sections for
variation of oscillator frequency due to VDD for given
Rext/Cext values as well as frequency variation due to
operating temperature for given R, C, and VDD values.
The oscillator frequency, divided by 4, is available on
the OSC2/CLKOUT pin, and can be used for test
purposes or to synchronize other logic.
FIGURE 7-7: RC OSCILLATOR MODE
Note: If you change from this device to
another device, please verify oscillator
characteristics in your application.
VDD
Rext
Cext
VSS
OSC1 Internal
clock
OSC2/CLKOUT
Fosc/4
PIC16C5X
N
7.3 Reset
PIC16C5X devices may be reset in one of the
following ways:
Power-On Reset (POR)
•M
CLR reset (normal operation)
MCLR wake-up reset (from SLEEP)
WDT reset (normal operation)
WDT wake-up reset (from SLEEP)
Table 7-3 shows these reset conditions for the PCL
and STATUS registers.
Some registers are not affected in any reset condition.
Their status is unknown on POR and unchanged in
any other reset. Most other registers are reset to a
“reset state” on Power-On Reset (POR), MCLR or
WDT reset. A MCLR or WDT wake-up from SLEEP
also results in a device reset, and not a contin uation of
operation before SLEEP.
The TO and PD bits (STATUS <4:3>) are set or
cleared depending on the different reset conditions
(Section 7.7). These bits may be used to determine
the nature of the reset.
Table 7-4 lists a full description of reset states of all
registers. Figure 7-8 shows a simplified block diagram
of the on-chip reset circuit.
PIC16C5X
DS30453B-page 36 Preliminary 1998 Microchip Technology Inc.
TABLE 7-3: RESET CONDITIONS FOR SPECIAL REGISTERS
TABLE 7-4: RESET CONDITIONS FOR ALL REGISTERS
FIGURE 7-8: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT
Condition PCL
Addr: 02h STATUS
Addr: 03h
Power-On Reset 1111 1111 0001 1xxx
MCLR reset (normal operation) 1111 1111 000u uuuu(1)
MCLR wake-up (from SLEEP) 1111 1111 0001 0uuu
WDT reset (normal operation) 1111 1111 0000 uuuu(2)
WDT wake-up (from SLEEP) 1111 1111 0000 0uuu
Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.
Note 1: TO and PD bits retain their last value until one of the other reset conditions occur.
2: The CLRWDT instruction will set the TO and PD bits.
Register Address Power-On Reset MCLR or WDT Reset
W N/A xxxx xxxx uuuu uuuu
TRIS N/A 1111 1111 1111 1111
OPTION N/A --11 1111 --11 1111
INDF 00h xxxx xxxx uuuu uuuu
TMR0 01h xxxx xxxx uuuu uuuu
PCL(1) 02h 1111 1111 1111 1111
STATUS(1) 03h 0001 1xxx 000q quuu
FSR 04h 1xxx xxxx 1uuu uuuu
PORTA 05h ---- xxxx ---- uuuu
PORTB 06h xxxx xxxx uuuu uuuu
PORTC(2) 07h xxxx xxxx uuuu uuuu
General Purpose Register Files 07-7Fh xxxx xxxx uuuu uuuu
Legend: u = unchanged, x = unknown, - = unimplemented, read as '0',
q = see tables in Section 7.7 for possible values.
Note 1: See Table 7-3 for reset value for specific conditions.
2: General purpose register file on PIC16C52/C54s/CR54s/C56s/CR56s/C58s/CR58s
8-bit Asynch
Ripple Counter
(Start-Up Timer)
SQ
RQ
VDD
MCLR/VPP pin
Power-Up
Detect
On-Chip
RC OSC
POR (Power-On Reset)
WDT Time-out
RESET
CHIP RESET
WDT
1998 Microchip Technology Inc. Preliminary DS30453B-page 37
PIC16C5X
7.4 Power-On Reset (POR)
The PIC16C5X family incorporates on-chip Power-On
Reset (POR) circuitry which provides an internal chip
reset for most power-up situations. To use this feature,
the user merely ties the MCLR/VPP pin to VDD. A
simplified block diagram of the on-chip Power-On
Reset circuit is shown in Figure 7-8.
The Power-On Reset circuit and the Device Reset
Timer (Section 7.5) circuit are closely related. On
power-up, the reset latch is set and the DRT is reset.
The DRT timer begins counting once it detects MCLR
to be high. After the time-out per iod, which is typically
18 ms, it will reset the reset latch and thus end the
on-chip reset signal.
A power-up example where MCLR is not tied to VDD is
shown in Figure 7-10. VDD is allowed to rise and
stabilize before bringing MCLR high. The chip will
actually come out of reset TDRT msec after MCLR
goes high.
In Figure 7-11, the on-chip Power-On Reset feature is
being used (MCLR and VDD are tied together). The
VDD is stable before the start-up timer times out and
there is no problem in getting a proper reset. However,
Figure 7-12 depicts a problem situation where VDD
rises too slowly. The time between when the DRT
senses a high on the MCLR/VPP pin, and when the
MCLR/VPP pin (and VDD) actually reach their full v alue ,
is too long. In this situation, when the start-up timer
times out, VDD has not reached the VDD (min) value
and the chip is, therefore, not guaranteed to function
correctly. For such situations, we recommend that
external RC circuits be used to achieve longer POR
delay times (Figure 7-9).
For more information on PIC16C5X POR, see
Power-Up Considerations
- AN522 in the Embedded
Control Handbook.
The POR circuit does not produce an internal reset
when VDD declines.
Note: When the device starts normal operation
(exits the reset condition), device operat-
ing parameters (voltage, frequency, tem-
perature, etc.) must be meet to ensure
operation. If these conditions are not met,
the device must be held in reset until the
operating conditions are met.
FIGURE 7-9: EXTERNAL POWER-ON
RESET CIRCUIT (FOR SLOW
VDD POWER-UP)
C
R1
R
D
MCLR
PIC16C5X
VDDVDD
External Power-On Reset circuit is required
only if VDD power-up is too slow. The diode D
helps discharge the capacitor quickly when
VDD powers down.
R < 40 k is recommended to make sure that
voltage drop across R does not violate the
device electrical specification.
R1 = 100 to 1 k will limit any current
flowing into MCLR from external capacitor C
in the event of MCLR pin breakdown due to
Electrostatic Discharge (ESD) or Electrical
Overstress (EOS).
PIC16C5X
DS30453B-page 38 Preliminary 1998 Microchip Technology Inc.
FIGURE 7-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD)
FIGURE 7-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME
FIGURE 7-12: TIME-OUT SEQUENCE ON P O WER-UP (MCLR TIED TO VDD): SLO W VDD RISE TIME
VDD
MCLR
INTERNAL POR
DRT TIME-OUT
INTERNAL RESET
TDRT
VDD
MCLR
INTERNAL POR
DRT TIME-OUT
INTERNAL RESET
TDRT
VDD
MCLR
INTERNAL POR
DRT TIME-OUT
INTERNAL RESET
TDRT
V1
When VDD rises slowly, the TDRT time-out expires long before VDD has reached its final value. In
this example, the chip will reset properly if, and only if, V1 VDD min
1998 Microchip Technology Inc. Preliminary DS30453B-page 39
PIC16C5X
7.5 Device Reset Timer (DRT)
The Device Reset Timer (DRT) provides a fixed 18 ms
nominal time-out on reset. The DRT operates on an
internal RC oscillator. The processor is kept in RESET
as long as the DRT is active. The DRT delay allows
VDD to rise above VDD min., and for the oscillator to
stabilize.
Oscillator circuits based on crystals or ceramic
resonators require a certain time after power-up to
establish a stable oscillation. The on-chip DRT keeps
the device in a RESET condition for approximately 18
ms after the voltage on the MCLR/VPP pin has
reached a logic high (VIH) level. Thus, external RC
networks connected to the MCLR input are not
required in most cases, allowing for savings in
cost-sensitive and/or space restricted applications.
The Device Reset time delay will vary from device to
device due to VDD, temperature, and process
variation. See AC parameters for details.
The DRT will also be triggered upon a Watchdog Timer
time-out. This is particularly impor tant for applications
using the WDT to wake the PIC16C5X from SLEEP
mode automatically.
7.6 Watchdog Timer (WDT) (not
implemented on PIC16C52)
The Watchdog Timer (WDT) is a free r unning on-chip
RC oscillator which does not require any external
components. This RC oscillator is separate from the
RC oscillator of the OSC1/CLKIN pin. That means that
the WDT will run even if the clock on the OSC1/CLKIN
and OSC2/CLKOUT pins have been stopped, for
example, by execution of a SLEEP instruction. During
normal operation or SLEEP, a WDT reset or wake-up
reset generates a device RESET.
The TO bit (STATUS<4>) will be cleared upon a
W atchdog Timer reset.
The WDT can be permanently disabled by
programming the configuration bit WDTE as a '0'
(Section 7.1). Refer to the PIC16C5X Programming
Specifications (Literature Number DS30190) to
determine how to access the configuration word.
7.6.1 WDT PERIOD
The WDT has a nominal time-out period of 18 ms,
(with no prescaler). If a longer time-out period is
desired, a prescaler with a division ratio of up to 1:128
can be assigned to the WDT (under software control)
by writing to the OPTION register. Thus, time-out a
period of a nominal 2.3 seconds can be realized.
These periods vary with temperature, VDD and
part-to-part process variations (see DC specs).
Under worst case conditions (VDD = Min., Temperature
= Max., max. WDT prescaler), it may take several
seconds before a WDT time-out occurs.
7.6.2 WDT PROGRAMMING CONSIDERATIONS
The CLRWDT instruction clears the WDT and the
postscaler, if assigned to the WDT, and prevents it
from timing out and generating a device RESET.
The SLEEP instruction resets the WDT and the
postscaler, if assigned to the WDT. This gives the
maximum SLEEP time before a WDT wake-up reset.
PIC16C5X
DS30453B-page 40 Preliminary 1998 Microchip Technology Inc.
FIGURE 7-13: WATCHDOG TIMER BLOCK DIAGRAM
TABLE 7-5: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Value on
Power-On
Reset
Value on
MCLR and
WDT Reset
N/A OPTION T0CS T0SE PSA PS2 PS1 PS0 --11 1111 --11 1111
Legend: Shaded boxes = Not used by Watchdog Timer,
= unimplemented, read as '0', u = unchanged
1
0
1
0
From TMR0 Clock Source
To TMR0
Postscaler
WDT Enable
EPROM Bit
PSA
WDT
Time-out
PS2:PS0
PSA
MUX
8 - to - 1 MUX
Postscaler
M
U
X
Watchdog
Timer
Note: T0CS, T0SE, PSA, PS2:PS0
are bits in the OPTION register.
1998 Microchip Technology Inc. Preliminary DS30453B-page 41
PIC16C5X
7.7 Time-Out Sequence and Power Down
Status Bits (TO/PD)
The TO and PD bits in the STATUS register can be
tested to determine if a RESET condition has been
caused by a po wer-up condition, a MCLR or Watchdog
Timer (WDT) reset, or a MCLR or WDT w ak e-up reset.
These STATUS bits are only affected by events listed
in Table 7-7.
Table 7-3 lists the reset conditions for the special
function registers, while Table 7-4 lists the reset
conditions for all the registers.
TABLE 7-6: TO/PD STATUS AFTER
RESET
TO PD RESET was caused by
11
Power-up (POR)
uu
MCLR reset (normal operation)(1)
10
MCLR wake-up reset (from SLEEP)
01
WDT reset (normal operation)
00
WDT wake-up reset (from SLEEP)
Legend: u = unchanged
Note 1: The T O and PD bits maintain their status (u) until
a reset occurs. A low-pulse on the MCLR input
does not change the TO and PD status bits.
TABLE 7-7: EVENTS AFFECTING TO/PD
STATUS BITS
Event TO PD Remarks
Power-up 11
WDT Time-out 0u
No effect on PD
SLEEP instruction 10
CLRWDT instruction 11
Legend: u = unchanged
Note: A WDT time-out will occur regardless of
the status of the TO bit. A SLEEP instruc-
tion will be ex ecuted, regardless of the sta-
tus of the PD bit.
7.8 Reset on Brown-Out
A brown-out is a condition where device power (VDD)
dips below its minimum v alue , b ut not to zero, and then
recovers. The device should be reset in the event of a
brown-out.
To reset PIC16C5X devices when a brown-out occurs,
external brown-out protection circuits may be built, as
shown in Figure 7-14 and Figure 7-15.
FIGURE 7-14: BROWN-OUT PROTECTION
CIRCUIT 1
FIGURE 7-15: BROWN-OUT PROTECTION
CIRCUIT 2
This circuit will activate reset when VDD goes below Vz +
0.7V (where Vz = Zener voltage).
33k
10k
40k
VDD
MCLR
PIC16C5X
VDD
Q1
This brown-out circuit is less expensive, although
less accurate. Transistor Q1 tur ns off when VDD
is below a certain level such that:
VDD R1
R1 + R2 = 0.7V
R2 40k
VDD
MCLR
PIC16C5X
R1
Q1
VDD
PIC16C5X
DS30453B-page 42 Preliminary 1998 Microchip Technology Inc.
7.9 Power-Down Mode (SLEEP)
A device may be powered down (SLEEP) and later
powered up (Wake-up from SLEEP).
7.9.1 SLEEP
The Power-Down mode is entered by executing a
SLEEP instruction.
If enabled, the Watchdog Timer will be cleared but
keeps running, the TO bit (STATUS<4>) is set, the PD
bit (STATUS<3>) is cleared and the oscillator driver is
turned off. The I/O ports maintain the status they had
before the SLEEP instruction was executed (driving
high, driving low, or hi-impedance).
It should be noted that a RESET generated by a WDT
time-out does not drive the MCLR/VPP pin low.
For lowest current consumption while powered down,
the T0CKI input should be at VDD or VSS and the
MCLR/VPP pin must be at a logic high level.
7.9.2 WAKE-UP FROM SLEEP
The device can wake up from SLEEP through one of
the following events:
1. An external reset input on MCLR/VPP pin.
2. A Watchdog Timer time-out reset (if WDT was
enabled).
Both of these events cause a device reset. The TO and
PD bits can be used to determine the cause of device
reset. The TO bit is cleared if a WDT time-out
occurred (and caused wake-up). The PD bit, which is
set on power-up, is cleared when SLEEP is invoked.
The WDT is cleared when the device wakes from
sleep, regardless of the wake-up source.
7.10 Program Verification/Code Protection
If the code protection bit(s) have not been
programmed, the on-chip program memory can be
read out for verification purposes.
7.11 ID Locations (not implemented on
PIC16C52)
Four memory locations are designated as ID locations
where the user can store checksum or other
code-identification numbers. These locations are not
accessible during normal execution but are readable
and writable during program/verify.
Use only the lower 4 bits of the ID locations and
always program the upper 8 bits as '1's.
Note: Microchip does not recommend code pro-
tecting windowed devices.
Note: Microchip will assign a unique pattern
number for QTP and SQTP requests and
for ROM devices. This pattern number will
be unique and traceable to the submitted
code.
1998 Microchip Technology Inc. Preliminary DS30453B-page 43
PIC16C5X
8.0 INSTRUCTION SET SUMMARY
Each PIC16C5X instruction is a 12-bit word divided into an
OPCODE, which specifies the instruction type, and one or
more operands which further specify the operation of the
instruction. The PIC16C5X instruction set summary in
Table 8-2 groups the instructions into byte-oriented,
bit-oriented, and literal and control operations. Table 8-1
shows the opcode field descriptions.
For byte-oriented instructions, 'f' represents a file register
designator and 'd' represents a destination designator . The
file register designator is used to specify which one of the
32 file registers is to be used by the instruction.
The destination designator specifies where the result
of the operation is to be placed. If 'd' is '0', the result is
placed in the W register. If 'd' is '1', the result is placed
in the file register specified in the instruction.
For bit-oriented instructions, 'b' represents a bit field
designator which selects the number of the bit aff ected
by the operation, while 'f' represents the number of the
file in which the bit is located.
For literal and control operations, 'k' represents an
8 or 9-bit constant or literal value.
TABLE 8-1: OPCODE FIELD
DESCRIPTIONS
Field Description
fRegister file address (0x00 to 0x7F)
WWorking register (accumulator)
bBit address within an 8-bit file register
kLiteral field, constant data or label
x
Don't care location (= 0 or 1)
The assembler will generate code with x = 0. It is
the recommended form of use for compatibility
with all Microchip software tools.
d
Destination select;
d = 0 (store result in W)
d = 1 (store result in file register 'f')
Default is d = 1
label Label name
TOS Top of Stack
PC Program Counter
WDT W atchdog Timer Counter
TO Time-Out bit
PD Power-Down bit
dest Destination, either the W register or the specified
register file location
[ ] Options
( ) Contents
Assigned to
< > Register bit field
In the set of
i
talics
User defined term (font is courier)
All instructions are executed within one single
instruction cycle, unless a conditional test is true or the
program counter is changed as a result of an
instruction. In this case, the execution takes two
instruction cycles. One instruction cycle consists of
four oscillator periods. Thus , for an oscillator frequency
of 4 MHz, the normal instruction e x ecution time is 1 µs.
If a conditional test is true or the program counter is
changed as a result of an instruction, the instruction
execution time is 2 µs.
Figure 8-1 shows the three general formats that the
instructions can have . All examples in the figure use the
following format to represent a hexadecimal number:
0xhhh
where 'h' signifies a hexadecimal digit.
FIGURE 8-1: GENERAL FORMAT FOR
INSTRUCTIONS
Byte-oriented file register operations
11 6 5 4 0
d = 0 for destination W
OPCODE d f (FILE #)
d = 1 for destination f
f = 5-bit file register address
Bit-oriented file register operations
11 8 7 5 4 0
OPCODE b (BIT #) f (FILE #)
b = 3-bit bit address
f = 5-bit file register address
Literal and control operations (except GOTO)
11 8 7 0
OPCODE k (literal)
k = 8-bit immediate value
Literal and control operations - GOTO instruction
11 9 8 0
OPCODE k (literal)
k = 9-bit immediate value
PIC16C5X
DS30453B-page 44 Preliminary 1998 Microchip Technology Inc.
TABLE 8-2: INSTRUCTION SET SUMMARY
Mnemonic,
Operands Description Cycles
12-Bit Opcode Status
Affected NotesMSb LSb
ADDWF
ANDWF
CLRF
CLRW
COMF
DECF
DECFSZ
INCF
INCFSZ
IORWF
MOVF
MOVWF
NOP
RLF
RRF
SUBWF
SWAPF
XORWF
f,d
f,d
f
f, d
f, d
f, d
f, d
f, d
f, d
f, d
f
f, d
f, d
f, d
f, d
f, d
Add W and f
AND W with f
Clear f
Clear W
Complement f
Decrement f
Decrement f, Skip if 0
Increment f
Increment f, Skip if 0
Inclusive OR W with f
Move f
Move W to f
No Operation
Rotate left f through Carry
Rotate right f through Carry
Subtract W from f
Swap f
Exclusive OR W with f
1
1
1
1
1
1
1(2)
1
1(2)
1
1
1
1
1
1
1
1
1
0001
0001
0000
0000
0010
0000
0010
0010
0011
0001
0010
0000
0000
0011
0011
0000
0011
0001
11df
01df
011f
0100
01df
11df
11df
10df
11df
00df
00df
001f
0000
01df
00df
10df
10df
10df
ffff
ffff
ffff
0000
ffff
ffff
ffff
ffff
ffff
ffff
ffff
ffff
0000
ffff
ffff
ffff
ffff
ffff
C,DC,Z
Z
Z
Z
Z
Z
None
Z
None
Z
Z
None
None
C
C
C,DC,Z
None
Z
1,2,4
2,4
4
2,4
2,4
2,4
2,4
2,4
2,4
1,4
2,4
2,4
1,2,4
2,4
2,4
BIT-ORIENTED FILE REGISTER OPERATIONS
BCF
BSF
BTFSC
BTFSS
f, b
f, b
f, b
f, b
Bit Clear f
Bit Set f
Bit Test f, Skip if Clear
Bit Test f, Skip if Set
1
1
1 (2)
1 (2)
0100
0101
0110
0111
bbbf
bbbf
bbbf
bbbf
ffff
ffff
ffff
ffff
None
None
None
None
2,4
2,4
LITERAL AND CONTROL OPERATIONS
ANDLW
CALL
CLRWDT
GOTO
IORLW
MOVLW
OPTION
RETLW
SLEEP
TRIS
XORLW
k
k
k
k
k
k
k
k
f
k
AND literal with W
Call subroutine
Clear W atchdog Timer
Unconditional branch
Inclusive OR Literal with W
Move Literal to W
Load OPTION register
Return, place Literal in W
Go into standby mode
Load TRIS register
Exclusive OR Literal to W
1
2
1
2
1
1
1
2
1
1
1
1110
1001
0000
101k
1101
1100
0000
1000
0000
0000
1111
kkkk
kkkk
0000
kkkk
kkkk
kkkk
0000
kkkk
0000
0000
kkkk
kkkk
kkkk
0100
kkkk
kkkk
kkkk
0010
kkkk
0011
0fff
kkkk
Z
None
TO, PD
None
Z
None
None
None
TO, PD
None
Z
1
3
Note 1: The 9th bit of the program counter will be f orced to a '0' b y any instruction that writes to the PC except f or GOTO.
(See individual device data sheets , Memory Section/Indirect Data Addressing, INDF and FSR Registers)
2: When an I/O register is modified as a function of itself (e.g. MOVF PORTB, 1), the value used will be that v alue
present on the pins themselves . F or example, if the data latch is '1' for a pin configured as input and is driven
low b y an external de vice , the data will be written back with a '0'.
3: The instruction TRIS f, where f = 5 or 6 causes the contents of the W register to be written to the tristate
latches of PORTA or B respectively. A '1' forces the pin to a hi-impedance state and disables the output buff-
ers.
4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared
(if assigned to TMR0).
1998 Microchip Technology Inc. Preliminary DS30453B-page 45
PIC16C5X
ADDWF Add W and f
Syntax: [
label
] ADDWF f,d
Operands: 0 f 31
d ∈ [0,1]
Operation: (W) + (f) (dest)
Status Affected: C, DC, Z
Encoding: 0001 11df ffff
Description: Add the contents of the W register and
register 'f'. If 'd' is 0 the result is stored
in the W register. If 'd' is '1' the result is
stored back in register 'f'.
Words: 1
Cycles: 1
Example: ADDWF FSR, 0
Before Instruction
W = 0x17
FSR = 0xC2
After Instruction
W = 0xD9
FSR = 0xC2
ANDLW And literal with W
Syntax: [
label
] ANDLW k
Operands: 0 k 255
Operation: (W).AND. (k) (W)
Status Affected: Z
Encoding: 1110 kkkk kkkk
Description: The contents of the W register are
AND’ed with the eight-bit literal 'k'. The
result is placed in the W register.
Words: 1
Cycles: 1
Example: ANDLW 0x5F
Before Instruction
W = 0xA3
After Instruction
W = 0x03
ANDWF AND W with f
Syntax: [
label
] ANDWF f,d
Operands: 0 f 31
d ∈ [0,1]
Operation: (W) .AND. (f) (dest)
Status Affected: Z
Encoding: 0001 01df ffff
Description: The contents of the W register are
AND’ed with register 'f'. If 'd' is 0 the
result is stored in the W register. If 'd' is
'1' the result is stored back in register 'f'.
Words: 1
Cycles: 1
Example: ANDWF FSR, 1
Before Instruction
W = 0x17
FSR = 0xC2
After Instruction
W = 0x17
FSR = 0x02
BCF Bit Clear f
Syntax: [
label
] BCF f,b
Operands: 0 f 31
0 b 7
Operation: 0 (f<b>)
Status Affected: None
Encoding: 0100 bbbf ffff
Description: Bit 'b' in register 'f' is cleared.
Words: 1
Cycles: 1
Example: BCF FLAG_REG, 7
Before Instruction
FLAG_REG = 0xC7
After Instruction
FLAG_REG = 0x47
PIC16C5X
DS30453B-page 46 Preliminary 1998 Microchip Technology Inc.
BSF Bit Set f
Syntax: [
label
] BSF f,b
Operands: 0 f 31
0 b 7
Operation: 1 (f<b>)
Status Affected: None
Encoding: 0101 bbbf ffff
Description: Bit 'b' in register 'f' is set.
Words: 1
Cycles: 1
Example: BSF FLAG_REG, 7
Before Instruction
FLAG_REG = 0x0A
After Instruction
FLAG_REG = 0x8A
BTFSC Bit Test f, Skip if Clear
Syntax: [
label
] BTFSC f,b
Operands: 0 f 31
0 b 7
Operation: skip if (f<b>) = 0
Status Affected: None
Encoding: 0110 bbbf ffff
Description: If bit 'b' in register 'f' is 0 then the next
instruction is skipped.
If bit 'b' is 0 then the next instruction
fetched during the current instruction
execution is discarded, and an NOP is
ex ecuted instead, making this a 2 cycle
instruction.
Words: 1
Cycles: 1(2)
Example: HERE
FALSE
TRUE
BTFSC
GOTO
FLAG,1
PROCESS_CODE
Before Instruction
PC = address (HERE)
After Instruction
if FLAG<1> = 0,
PC = address (TRUE);
if FLAG<1> = 1,
PC = address(FALSE)
BTFSS Bit Test f, Skip if Set
Syntax: [
label
] BTFSS f,b
Operands: 0 f 31
0 b < 7
Operation: skip if (f<b>) = 1
Status Affected: None
Encoding: 0111 bbbf ffff
Description: If bit 'b' in register 'f' is '1' then the next
instruction is skipped.
If bit 'b' is '1', then the next instruction
fetched during the current instruction
execution, is discarded and an NOP is
ex ecuted instead, making this a 2 cycle
instruction.
Words: 1
Cycles: 1(2)
Example: HERE BTFSS FLAG,1
FALSE GOTO PROCESS_CODE
TRUE
Before Instruction
PC = address (HERE)
After Instruction
If FLAG<1> = 0,
PC = address (FALSE);
if FLAG<1> = 1,
PC = address (TRUE)
1998 Microchip Technology Inc. Preliminary DS30453B-page 47
PIC16C5X
CALL Subroutine Call
Syntax: [
label
] CALL k
Operands: 0 k 255
Operation: (PC) + 1 Top of Stack;
k PC<7:0>;
(STATUS<6:5>) PC<10:9>;
0 PC<8>
Status Affected: None
Encoding: 1001 kkkk kkkk
Description: Subroutine call. First, return address
(PC+1) is pushed onto the stack. The
eight bit immediate address is loaded
into PC bits <7:0>. The upper bits
PC<10:9> are loaded from STA-
TUS<6:5>, PC<8> is cleared. CALL is
a two cycle instruction.
Words: 1
Cycles: 2
Example: HERE CALL THERE
Before Instruction
PC = address (HERE)
After Instruction
PC = address (THERE)
TOS = address (HERE + 1)
CLRF Clear f
Syntax: [
label
] CLRF f
Operands: 0 f 31
Operation: 00h (f);
1 Z
Status Affected: Z
Encoding: 0000 011f ffff
Description: The contents of register 'f' are cleared
and the Z bit is set.
Words: 1
Cycles: 1
Example: CLRF FLAG_REG
Before Instruction
FLAG_REG = 0x5A
After Instruction
FLAG_REG = 0x00
Z=1
CLRW Clear W
Syntax: [
label
] CLRW
Operands: None
Operation: 00h (W);
1 Z
Status Affected: Z
Encoding: 0000 0100 0000
Description: The W register is cleared. Zero bit (Z)
is set.
Words: 1
Cycles: 1
Example: CLRW
Before Instruction
W = 0x5A
After Instruction
W = 0x00
Z=1
CLRWDT Clear W atchdog Timer
Syntax: [
label
] CLRWDT
Operands: None
Operation: 00h WDT ;
0 WDT prescaler (if assigned);
1 TO;
1 PD
Status Affected: TO, PD
Encoding: 0000 0000 0100
Description: The CLRWDT instruction resets the
WDT. It also resets the prescaler, if the
prescaler is assigned to the WDT and
not Timer0. Status bits TO and PD are
set.
Words: 1
Cycles: 1
Example: CLRWDT
Before Instruction
WDT counter = ?
After Instruction
WDT counter = 0x00
WDT prescale = 0
TO =1
PD =1
PIC16C5X
DS30453B-page 48 Preliminary 1998 Microchip Technology Inc.
COMF Complement f
Syntax: [
label
] COMF f,d
Operands: 0 f 31
d [0,1]
Operation: (f) (dest)
Status Affected: Z
Encoding: 0010 01df ffff
Description: The contents of register 'f' are comple-
mented. If 'd' is 0 the result is stored in
the W register. If 'd' is 1 the result is
stored back in register 'f'.
Words: 1
Cycles: 1
Example: COMF REG1,0
Before Instruction
REG1 = 0x13
After Instruction
REG1 = 0x13
W = 0xEC
DECF Decrement f
Syntax: [
label
] DECF f,d
Operands: 0 f 31
d [0,1]
Operation: (f) – 1 (dest)
Status Affected: Z
Encoding: 0000 11df ffff
Description: Decrement register 'f'. If 'd' is 0 the
result is stored in the W register . If 'd' is
1 the result is stored back in register 'f'.
Words: 1
Cycles: 1
Example: DECF CNT, 1
Before Instruction
CNT = 0x01
Z=0
After Instruction
CNT = 0x00
Z=1
DECFSZ Decrement f, Skip if 0
Syntax: [
label
] DECFSZ f,d
Operands: 0 f 31
d [0,1]
Operation: (f) – 1 d; skip if result = 0
Status Affected: None
Encoding: 0010 11df ffff
Description: The contents of register 'f' are decre-
mented. If 'd' is 0 the result is placed in
the W register. If 'd' is 1 the result is
placed back in register 'f'.
If the result is 0, the next instruction,
which is already fetched, is discarded
and an NOP is executed instead mak-
ing it a two cycle instruction.
Words: 1
Cycles: 1(2)
Example: HERE DECFSZ CNT, 1
GOTO LOOP
CONTINUE •
Before Instruction
PC = address (HERE)
After Instruction
CNT = CNT - 1;
if CNT = 0,
PC = address (CONTINUE);
if CNT 0,
PC = address (HERE+1)
GOTO Unconditional Branch
Syntax: [
label
] GOTO k
Operands: 0 k 511
Operation: k PC<8:0>;
STATUS<6:5> PC<10:9>
Status Affected: None
Encoding: 101k kkkk kkkk
Description: GOTO is an unconditional branch. The
9-bit immediate value is loaded into PC
bits <8:0>. The upper bits of PC are
loaded from STATUS<6:5>. GOTO is a
two cycle instruction.
Words: 1
Cycles: 2
Example: GOTO THERE
After Instruction
PC = address (THERE)
1998 Microchip Technology Inc. Preliminary DS30453B-page 49
PIC16C5X
INCF Increment f
Syntax: [
label
] INCF f,d
Operands: 0 f 31
d [0,1]
Operation: (f) + 1 (dest)
Status Affected: Z
Encoding: 0010 10df ffff
Description: The contents of register 'f' are incre-
mented. If 'd' is 0 the result is placed in
the W register. If 'd' is 1 the result is
placed back in register 'f'.
Words: 1
Cycles: 1
Example: INCF CNT, 1
Before Instruction
CNT = 0xFF
Z=0
After Instruction
CNT = 0x00
Z=1
INCFSZ Increment f, Skip if 0
Syntax: [
label
] INCFSZ f,d
Operands: 0 f 31
d [0,1]
Operation: (f) + 1 (dest), skip if result = 0
Status Affected: None
Encoding: 0011 11df ffff
Description: The contents of register 'f' are incre-
mented. If 'd' is 0 the result is placed in
the W register. If 'd' is 1 the result is
placed back in register 'f'.
If the result is 0, then the next instruc-
tion, which is already fetched, is dis-
carded and an NOP is executed
instead making it a two cycle instruc-
tion.
Words: 1
Cycles: 1(2)
Example: HERE INCFSZ CNT, 1
GOTO LOOP
CONTINUE •
Before Instruction
PC = address (HERE)
After Instruction
CNT = CNT + 1;
if CNT = 0,
PC = address (CONTINUE);
if CNT 0,
PC = address (HERE +1)
IORLW Inclusive OR literal with W
Syntax: [
label
] IORLW k
Operands: 0 k 255
Operation: (W) .OR. (k) (W)
Status Affected: Z
Encoding: 1101 kkkk kkkk
Description: The contents of the W register are
OR’ed with the eight bit literal 'k'. The
result is placed in the W register.
Words: 1
Cycles: 1
Example: IORLW 0x35
Before Instruction
W = 0x9A
After Instruction
W = 0xBF
Z=0
IORWF Inclusive OR W with f
Syntax: [
label
] IORWF f,d
Operands: 0 f 31
d [0,1]
Operation: (W).OR. (f) (dest)
Status Affected: Z
Encoding: 0001 00df ffff
Description: Inclusive OR the W register with regis-
ter 'f'. If 'd' is 0 the result is placed in
the W register. If 'd' is 1 the result is
placed back in register 'f'.
Words: 1
Cycles: 1
Example: IORWF RESULT, 0
Before Instruction
RESULT = 0x13
W = 0x91
After Instruction
RESULT = 0x13
W = 0x93
Z=0
PIC16C5X
DS30453B-page 50 Preliminary 1998 Microchip Technology Inc.
MOVF Move f
Syntax: [
label
] MOVF f,d
Operands: 0 f 31
d [0,1]
Operation: (f) (dest)
Status Affected: Z
Encoding: 0010 00df ffff
Description: The contents of register 'f' is moved to
destination 'd'. If 'd' is 0, destination is
the W register . If 'd' is 1, the destination
is file register 'f'. 'd' is 1 is useful to test
a file register since status flag Z is
affected.
Words: 1
Cycles: 1
Example: MOVF FSR, 0
After Instruction
W = value in FSR register
MOVLW Move Literal to W
Syntax: [
label
] MOVLW k
Operands: 0 k 255
Operation: k (W)
Status Affected: None
Encoding: 1100 kkkk kkkk
Description: The eight bit literal 'k' is loaded into the
W register . The don’t cares will assem-
ble as 0s.
Words: 1
Cycles: 1
Example: MOVLW 0x5A
After Instruction
W = 0x5A
MOVWF Move W to f
Syntax: [
label
] MOVWF f
Operands: 0 f 31
Operation: (W) (f)
Status Affected: None
Encoding: 0000 001f ffff
Description: Move data from the W register to regis-
ter 'f'.
Words: 1
Cycles: 1
Example: MOVWF TEMP_REG
Before Instruction
TEMP_REG = 0xFF
W = 0x4F
After Instruction
TEMP_REG = 0x4F
W = 0x4F
NOP No Operation
Syntax: [
label
] NOP
Operands: None
Operation: No operation
Status Affected: None
Encoding: 0000 0000 0000
Description: No operation.
Words: 1
Cycles: 1
Example: NOP
1998 Microchip Technology Inc. Preliminary DS30453B-page 51
PIC16C5X
OPTION Load OPTION Register
Syntax: [
label
] OPTION
Operands: None
Operation: (W) OPTION
Status Affected: None
Encoding: 0000 0000 0010
Description: The content of the W register is loaded
into the OPTION register.
Words: 1
Cycles: 1
Example OPTION
Before Instruction
W = 0x07
After Instruction
OPTION = 0x07
RETLW Return with Literal in W
Syntax: [
label
] RETLW k
Operands: 0 k 255
Operation: k (W);
TOS PC
Status Affected: None
Encoding: 1000 kkkk kkkk
Description: The W register is loaded with the eight
bit literal 'k'. The program counter is
loaded from the top of the stack (the
return address). This is a two cycle
instruction.
Words: 1
Cycles: 2
Example:
TABLE
CALL TABLE ;W contains
;table offset
;value.
• ;W now has table
• ;value.
ADDWF PC ;W = offset
RETLW k1 ;Begin table
RETLW k2 ;
RETLW kn ; End of table
Before Instruction
W = 0x07
After Instruction
W = value of k8
RLF Rotate Left f through Carry
Syntax: [
label
] RLF f,d
Operands: 0 f 31
d [0,1]
Operation: See description below
Status Affected: C
Encoding: 0011 01df ffff
Description: The contents of register 'f' are rotated
one bit to the left through the Carry
Flag. If 'd' is 0 the result is placed in the
W register. If 'd' is 1 the result is stored
back in register 'f'.
Words: 1
Cycles: 1
Example: RLF REG1,0
Before Instruction
REG1 = 1110 0110
C=0
After Instruction
REG1 = 1110 0110
W=1100 1100
C=1
RRF Rotate Right f through Carry
Syntax: [
label
] RRF f,d
Operands: 0 f 31
d [0,1]
Operation: See description below
Status Affected: C
Encoding: 0011 00df ffff
Description: The contents of register 'f' are rotated
one bit to the right through the Carry
Flag. If 'd' is 0 the result is placed in the
W register . If 'd' is 1 the result is placed
back in register 'f'.
Words: 1
Cycles: 1
Example: RRF REG1,0
Before Instruction
REG1 = 1110 0110
C=0
After Instruction
REG1 = 1110 0110
W=0111 0011
C=0
C
register 'f'
C
register 'f'
PIC16C5X
DS30453B-page 52 Preliminary 1998 Microchip Technology Inc.
SLEEP Enter SLEEP Mode
Syntax: [
label
]SLEEP
Operands: None
Operation: 00h WDT ;
0 WDT prescaler;
1 TO;
0 PD
Status Affected: TO, PD
Encoding: 0000 0000 0011
Description: Time-out status bit (TO) is set. The
power down status bit (PD) is cleared.
The WDT and its prescaler are
cleared.
The processor is put into SLEEP mode
with the oscillator stopped. See sec-
tion on SLEEP for more details.
Words: 1
Cycles: 1
Example: SLEEP
SUBWF Subtract W from f
Syntax: [
label
] SUBWF f,d
Operands: 0 f 31
d [0,1]
Operation: (f) – (W) → (dest)
Status Affected: C, DC, Z
Encoding: 0000 10df ffff
Description: Subtract (2’s complement method) the
W register from register 'f'. If 'd' is 0 the
result is stored in the W register . If 'd' is
1 the result is stored back in register 'f'.
Words: 1
Cycles: 1
Example 1:SUBWF REG1, 1
Before Instruction
REG1 = 3
W=2
C=?
After Instruction
REG1 = 1
W=2
C = 1 ; result is positive
Example 2:
Before Instruction
REG1 = 2
W=2
C=?
After Instruction
REG1 = 0
W=2
C = 1 ; result is zero
Example 3:
Before Instruction
REG1 = 1
W=2
C=?
After Instruction
REG1 = FF
W=2
C = 0 ; result is negative
1998 Microchip Technology Inc. Preliminary DS30453B-page 53
PIC16C5X
SWAPF Swap Nibbles in f
Syntax: [
label
] SWAPF f,d
Operands: 0 f 31
d [0,1]
Operation: (f<3:0>) (dest<7:4>);
(f<7:4>) (dest<3:0>)
Status Affected: None
Encoding: 0011 10df ffff
Description: The upper and lower nibb les of register
'f' are exchanged. If 'd' is 0 the result is
placed in W register . If 'd' is 1 the result
is placed in register 'f'.
Words: 1
Cycles: 1
Example SWAPF REG1, 0
Before Instruction
REG1 = 0xA5
After Instruction
REG1 = 0xA5
W = 0X5A
TRIS Load TRIS Register
Syntax: [
label
] TRIS f
Operands: f = 5, 6 or 7
Operation: (W) TRIS register f
Status Affected: None
Encoding: 0000 0000 0fff
Description: TRIS register 'f' (f = 5, 6, or 7) is loaded
with the contents of the W register
Words: 1
Cycles: 1
Example TRIS PORTA
Before Instruction
W = 0XA5
After Instruction
TRISA = 0XA5
XORLW Exclusive OR literal with W
Syntax: [
label
] XORLW k
Operands: 0 k 255
Operation: (W) .XOR. k → (W)
Status Affected: Z
Encoding: 1111 kkkk kkkk
Description: The contents of the W register are
XOR’ed with the eight bit literal 'k'. The
result is placed in the W register.
Words: 1
Cycles: 1
Example: XORLW 0xAF
Before Instruction
W = 0xB5
After Instruction
W = 0x1A
XORWF Exclusive OR W with f
Syntax: [
label
] XORWF f,d
Operands: 0 f 31
d [0,1]
Operation: (W) .XOR. (f) → (dest)
Status Affected: Z
Encoding: 0001 10df ffff
Description: Exclusive OR the contents of the W
register with register 'f'. If 'd' is 0 the
result is stored in the W register . If 'd' is
1 the result is stored back in register 'f'.
Words: 1
Cycles: 1
Example XORWF REG,1
Before Instruction
REG = 0xAF
W = 0xB5
After Instruction
REG = 0x1A
W = 0xB5
PIC16C5X
DS30453B-page 54 Preliminary 1998 Microchip Technology Inc.
NOTES:
1998 Microchip Technology Inc. Preliminary DS30453B-page 55
PIC16C5X
9.0 DEVELOPMENT SUPPORT
9.1 Development Tools
The PICmicrο microcontrollers are suppor ted with a
full range of hardware and software development
tools:
PICMASTER/PICMASTER CE Real-Time
In-Circuit Emulator
ICEPIC Low-Cost PIC16C5X and PIC16CXXX
In-Circuit Emulator
PRO MATE II Universal Programmer
PICSTART Plus Entry-Level Prototype
Programmer
PICDEM-1 Low-Cost Demonstration Board
PICDEM-2 Low-Cost Demonstration Board
PICDEM-3 Low-Cost Demonstration Board
MPASM Assembler
MPLABSIM Software Simulator
MPLAB-C17 (C Compiler)
Fuzzy Logic Development System
(
fuzzy
TECHMP)
9.2 PICMASTER: High Performance
Universal In-Circuit Emulator with
MPLAB IDE
The PICMASTER Universal In-Circuit Emulator is
intended to provide the product development engineer
with a complete microcontroller design tool set for all
microcontrollers in the PIC14C000, PIC12CXXX,
PIC16C5X, PIC16CXXX and PIC17CXX families.
PICMASTER is supplied with the MPLAB Integrated
Development Environment (IDE), which allows editing,
“make” and download, and source debugging from a
single environment.
Interchangeable target probes allow the system to be
easily reconfigured for emulation of different
processors. The universal architecture of the
PICMASTER allows expansion to support all new
Microchip microcontrollers.
The PICMASTER Emulator System has been
designed as a real-time emulation system with
advanced features that are generally found on more
expensive development tools. The PC compatible 386
(and higher) machine platform and Microsoft Windows
3.x environment were chosen to best make these
features available to you, the end user.
A CE compliant version of PICMASTER is a v ailab le for
European Union (EU) countries.
9.3 ICEPIC: Low-Cost PICmicro™
In-Circuit Emulator
ICEPIC is a low-cost in-circuit emulator solution for the
Microchip PIC12CXXX, PIC16C5X and PIC16CXXX
families of 8-bit OTP microcontrollers.
ICEPIC is designed to operate on PC-compatible
machines ranging from 286-AT through Pentium
based machines under Windows 3.x environment.
ICEPIC features real time, non-intrusive emulation.
9.4 PRO MATE II: Universal Programmer
The PRO MATE II Universal Programmer is a
full-featured programmer capable of operating in
stand-alone mode as well as PC-hosted mode. PRO
MATE II is CE compliant.
The PRO MATE II has programmable VDD and VPP
supplies which allows it to verify programmed memory
at VDD min and VDD max for maximum reliability. It has
an LCD display for displaying error messages, keys to
enter commands and a modular detachable socket
assembly to support various package types. In stand-
alone mode the PRO MATE II can read, verify or
program PIC12CXXX, PIC14C000, PIC16C5X,
PIC16CXXX and PIC17CXX devices. It can also set
configuration and code-protect bits in this mode.
9.5 PICSTART Plus Entry Level
Development System
The PICSTART programmer is an easy-to-use,
low-cost prototype programmer. It connects to the PC
via one of the COM (RS-232) ports . MPLAB Integrated
Development Environment software makes using the
programmer simple and efficient. PICSTART Plus is
not recommended for production programming.
PICSTART Plus supports all PIC12CXXX,
PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX
devices with up to 40 pins. Larger pin count devices
such as the PIC16C923, PIC16C924 and PIC17C756
may be supported with an adapter socket. PICSTART
Plus is CE compliant.
PIC16C5X
DS30453B-page 56 Preliminary 1998 Microchip Technology Inc.
9.6 PICDEM-1 Low-Cost PICmicro
Demonstration Board
The PICDEM-1 is a simple board which demonstrates
the capabilities of several of Microchip’s
microcontrollers. The microcontrollers supported are:
PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61,
PIC16C62X, PIC16C71, PIC16C8X, PIC17C42,
PIC17C43 and PIC17C44. All necessary hardware
and software is included to run basic demo programs.
The users can program the sample microcontrollers
provided with the PICDEM-1 board, on a
PRO MATE II or PICSTART-Plus programmer, and
easily test firmware. The user can also connect the
PICDEM-1 board to the PICMASTER emulator and
download the firmware to the emulator for testing.
Additional prototype area is available for the user to
build some additional hardware and connect it to the
microcontroller socket(s). Some of the features include
an RS-232 interface, a potentiometer for simulated
analog input, push-button switches and eight LEDs
connected to PORTB.
9.7 PICDEM-2 Low-Cost PIC16CXX
Demonstration Board
The PICDEM-2 is a simple demonstration board that
supports the PIC16C62, PIC16C64, PIC16C65,
PIC16C73 and PIC16C74 microcontrollers. All the
necessary hardware and software is included to
run the basic demonstration programs. The user
can program the sample microcontrollers provided
with the PICDEM-2 board, on a PRO MATE II
programmer or PICSTART-Plus, and easily test
firmware. The PICMASTER emulator may also be
used with the PICDEM-2 board to test firmware.
Additional prototype area has been provided to the
user for adding additional hardware and connecting it
to the microcontroller socket(s). Some of the features
include a RS-232 interface, push-button switches, a
potentiometer for simulated analog input, a Serial
EEPROM to demonstrate usage of the I2C bus and
separate headers for connection to an LCD module
and a keypad.
9.8 PICDEM-3 Low-Cost PIC16CXXX
Demonstration Board
The PICDEM-3 is a simple demonstration board that
supports the PIC16C923 and PIC16C924 in the PLCC
package. It will also support future 44-pin PLCC
microcontrollers with a LCD Module. All the
necessary hardware and software is included to
run the basic demonstration programs. The user
can program the sample microcontrollers provided
with the PICDEM-3 board, on a PRO MATE II
programmer or PICSTART Plus with an adapter
socket, and easily test firmware. The PICMASTER
emulator may also be used with the PICDEM-3 board
to test firmware. Additional prototype area has been
provided to the user for adding hardware and
connecting it to the microcontroller socket(s). Some
of the features include an RS-232 interface,
push-button switches, a potentiometer for simulated
analog input, a thermistor and separate headers for
connection to an external LCD module and a keypad.
Also provided on the PICDEM-3 board is an LCD
panel, with 4 commons and 12 segments, that is
capable of displaying time, temperature and day of the
week. The PICDEM-3 provides an additional RS-232
interface and Windows 3.1 software for showing the
demultiplexed LCD signals on a PC. A simple serial
interface allows the user to construct a hardware
demultiplexer for the LCD signals.
9.9 MPLAB™ Integrated Development
Environment Software
The MPLAB IDE Software brings an ease of software
development previously unseen in the 8-bit
microcontroller market. MPLAB is a windows based
application which contains:
A full featured editor
Three operating modes
- editor
- emulator
- simulator
A project manager
Customizable tool bar and key mapping
A status bar with project information
Extensive on-line help
MPLAB allows you to:
Edit your source files (either assembly or ‘C’)
One touch assemble (or compile) and download
to PICmicro tools (automatically updates all
project information)
Debug using:
- source files
- absolute listing file
Transfer data dynamically via DDE (soon to be
replaced by OLE)
Run up to four emulators on the same PC
The ability to use MPLAB with Microchip’s simulator
allows a consistent platform and the ability to easily
switch from the low cost simulator to the full featured
emulator with minimal retraining due to development
tools.
9.10 Assembler (MPASM)
The MPASM Universal Macro Assembler is a
PC-hosted symbolic assembler. It supports all
microcontroller series including the PIC12C5XX,
PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX
families.
MPASM offers full featured Macro capabilities,
conditional assembly, and several source and listing
formats. It generates various object code formats to
suppor t Microchip's development tools as well as third
party programmers.
1998 Microchip Technology Inc. Preliminary DS30453B-page 57
PIC16C5X
MPASM allows full symbolic debugging from
PICMASTER, Microchip’s Universal Emulator System.
MPASM has the following features to assist in
developing software for specific use applications.
Provides translation of Assembler source code to
object code for all Microchip microcontrollers.
Macro assembly capability.
Produces all the files (Object, Listing, Symbol,
and special) required for symbolic debug with
Microchip’s emulator systems.
Supports He x (def ault), Decimal and Octal source
and listing formats.
MPASM provides a rich directive language to support
programming of the PICmicro. Directives are helpful in
making the development of your assemble source
code shorter and more maintainable.
9.11 Software Simulator (MPLAB-SIM)
The MPLAB-SIM Software Simulator allows code
development in a PC host environment. It allows the
user to simulate the PICmicro series microcontrollers
on an instruction level. On any given instruction, the
user may examine or modify any of the data areas or
provide external stimulus to any of the pins. The
input/output radix can be set by the user and the
execution can be performed in; single step, execute
until break, or in a trace mode.
MPLAB-SIM fully supports symbolic debugging using
MPLAB-C and MPASM. The Software Simulator offers
the low cost flexibility to develop and debug code
outside of the laboratory environment making it an
excellent multi-project software development tool.
9.12 C Compiler (MPLAB-C17)
The MPLAB-C Code Development System is a
complete ‘C’ compiler and integrated development
environment for Microchip’s PIC17CXXX family of
microcontrollers. The compiler provides powerful
integration capabilities and ease of use not found with
other compilers.
For easier source level debugging, the compiler
provides symbol inf ormation that is compatible with the
MPLAB IDE memory display.
9.13 Fuzzy Logic Development System
(
fuzzy
TECH-MP)
fuzzy
TECH-MP fuzzy logic development tool is
available in two versions - a low cost introductory
version, MP Explorer, for designers to gain a
comprehensive working knowledge of fuzzy logic
system design; and a full-featured version,
fuzzy
TECH-MP, Edition for implementing more
complex systems.
Both versions include Microchip’s
fuzzy
LAB
demonstration board for hands-on experience with
fuzzy logic systems implementation.
9.14 MP-DriveWay – Application Code
Generator
MP-DriveWay is an easy-to-use Windows-based
Application Code Generator. With MP-DriveWay you
can visually configure all the peripherals in a PICmicro
device and, with a click of the mouse, generate all the
initialization and many functional code modules in C
language. The output is fully compatible with
Microchip’s MPLAB-C C compiler. The code produced
is highly modular and allows easy integration of your
own code. MP-DriveWay is intelligent enough to
maintain your code through subsequent code
generation.
9.15 SEEVAL Evaluation and
Programming System
The SEEVAL SEEPROM Designer’s Kit supports all
Microchip 2-wire and 3-wire Serial EEPROMs. The kit
includes ever ything necessar y to read, write, erase or
program special features of any Microchip SEEPROM
product including Smart Serials and secure serials.
The Total Endurance Disk is included to aid in
trade-off analysis and reliability calculations. The total
kit can significantly reduce time-to-market and result in
an optimized system.
9.16 KEELOQ Evaluation and
Programming Tools
KEELOQ evaluation and programming tools support
Microchips HCS Secure Data Products. The HCS
evaluation kit includes an LCD display to show
changing codes, a decoder to decode transmissions,
and a programming interface to program test
transmitters.
PIC16C5X
DS30453B-page 58 Preliminary 1998 Microchip Technology Inc.
TABLE 9-1: DEVELOPMENT TOOLS FROM MICROCHIP
PIC12C5XX PIC14000 PIC16C5X PIC16CXXX PIC16C6X PIC16C7XX PIC16C8X PIC16C9XX PIC17C4X PIC17C7XX 24CXX
25CXX
93CXX HCSXXX
EMULATOR PRODUCTS
PICMASTER/
PICMASTER-CE
In-Circuit Emulator üüüü üüüüü
(PIC17C75X only)
ü
MPLAB™-ICE ü
ICEPIC Low-Cost
In-Circuit Emulator ü üü üüüü
SOFTWARE PRODUCTS
MPLAB
Integrated
Development
Environment üüüü üüüüü ü
MPLAB C17
Compiler üü
fuzzy
TECH-MP
Explorer/Edition
Fuzzy Logic Dev. Tool üüüü üüüüü
MP-DriveWay
Applications
Code Generator üü üüüüü
Total Endurance
Software Model ü
PROGRAMMERS
PICSTARTPlus
Low-Cost
Universal Dev. Kit üüüü üüüüü ü
PRO MATE II
Universal Programmer üüüü üüüüü ü üü
KEELOQProgrammer ü
DEMO BOARDS
SEEVALDesigners Kit ü
PICDEM-1 üü ü ü
PICDEM-2 üü
PICDEM-3 ü
KEELOQEvaluation Kit ü
1998 Microchip Technology Inc. Preliminary DS30453B-page 59
PIC16C52 PIC16C5X
10.0 ELECTRICAL CHARACTERISTICS - PIC16C52
Absolute Maximum Ratings†
Ambient Temperature under bias...........................................................................................................–55°C to +125°C
Storage Temperature..............................................................................................................................–65°C to +150°C
Voltage on VDD with respect to VSS ..............................................................................................................0 V to +7.5 V
Voltage on MCLR with respect to VSS............................................................................................................0 V to +14 V
Voltage on all other pins with respect to VSS ................................................................................–0.6 V to (VDD + 0.6 V)
Total Power Dissipation(1) ....................................................................................................................................800 mW
Max. Current out of VSS pin...................................................................................................................................150 mA
Max. Current into VDD pin........................................................................................................................................50 mA
Max. Current into an input pin (T0CKI only).....................................................................................................................±500 µA
Input Clamp Current, IIK (VI < 0 or VI > VDD)....................................................................................................................±20 mA
Output Clamp Current, IOK (VO < 0 or VO > VDD)............................................................................................................±20 mA
Max. Output Current sunk by any I/O pin................................................................................................................10 mA
Max. Output Current sourced by any I/O pin...........................................................................................................10 mA
Max. Output Current sourced by a single I/O port (PORTA or B)............................................................................10 mA
Max. Output Current sunk by a single I/O port (PORTA or B).................................................................................10 mA
Note 1: Po w er Dissipation is calculated as follows: Pdis = VDD x {IDD IOH} + {(VDD – VOH) x IOH} + (VOL x IOL)
NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This
is a stress rating only and functional operation of the device at those or any other conditions above those indicated
in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended
periods may affect device reliability.
PIC16C5X PIC16C52
DS30453B-page 60 Preliminary 1998 Microchip Technology Inc.
10.1 DC Characteristics: PIC16C52-04 (Commercial)
PIC16C52-04I (Industrial)
DC Characteristics
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage VDD 3.0 6.25 V FOSC = DC to 4 MHz
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP Mode
Supply Current(3,4) IDD 1.8 3.3 mA FOSC = 4 MHz, VDD = 5.5 V
Power Down Current(5)
Commercial
Industrial
IPD 0.6
0.6 9
12 µA
µAVDD = 3.0 V
VDD = 3.0 V
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: For RC option, does not include current through Rext. The current through the resistor can be estimated by
the formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
1998 Microchip Technology Inc. Preliminary DS30453B-page 61
PIC16C52 PIC16C5X
10.2 DC Characteristics: PIC16C52-04 (Commercial)
PIC16C52-04I (Industrial)
DC Characteristics
All Pins Except
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Operating Voltage VDD range is described in Section 10.1.
Characteristic Sym Min Typ(1) Max Units Conditions
Input Low Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
VIL VSS
VSS
VSS
VSS
VSS
0.2 VDD
0.15 VDD
0.15 VDD
0.15 VDD
0.3 VDD
V
V
V
V
V
Pin at hi-impedance
RC(4) option only
XT option
Input High Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
VIH 0.45 VDD
2.0
0.36 VDD
0.85 VDD
0.85 VDD
0.85 VDD
0.7 VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
V
V
V
V
V
V
V
For all VDD(5)
4.0 V < VDD 5.5 V(5)
VDD > 5.5 V
RC(4) option only
XT option
Hysteresis of Schmitt
Trigger inputs VHYS 0.15VDD*— V
Input Leakage Current(2,3)
I/O ports
MCLR
T0CKI
OSC1
IIL –1
–5
–3
–3
0.5
0.5
0.5
0.5
+1
+5
+3
+3
µA
µA
µA
µA
µA
For VDD 5.5 V
VSS VPIN VDD,
Pin at hi-impedance
VPIN = VSS + 0.25 V
VPIN = VDD
VSS VPIN VDD
VSS VPIN VDD,
XT option
Output Low Voltage
I/O ports
OSC2/CLKOUT
VOL
0.6
0.6 V
VIOL = 2.0 mA, VDD = 4.5 V
IOL = 1.6 mA, VDD = 4.5 V,
RC option
Output High Voltage
I/O ports(3)
OSC2/CLKOUT
VOH VDD – 0.7
VDD – 0.7
V
VIOH = –2.0 mA, VDD = 4.5 V
IOH = –1.0 mA, VDD = 4.5 V,
RC option
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25 °C . This data is f or design guidance
only and is not tested.
2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified
levels represent normal operating conditions. Higher leakage current may be measured at different input
voltage.
3: Negative current is defined as coming out of the pin.
4: For RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C52 be
driven with external clock in RC mode.
5: The user may use the better of the two specifications.
PIC16C5X PIC16C52
DS30453B-page 62 Preliminary 1998 Microchip Technology Inc.
10.3 Timing Parameter Symbology and Load Conditions
The timing parameter symbols have been created following one of the following formats:
1. TppS2ppS
2. TppS
TF Frequency T Time
Lowercase subscripts (pp) and their meanings:
pp
2 to mc MCLR
ck CLKOUT osc oscillator
cy cycle time os OSC1
drt device reset timer t0 T0CKI
io I/O port
Uppercase letters and their meanings:
SF Fall P Period
H High R Rise
I Invalid (Hi-impedance) V Valid
L Low Z Hi-impedance
FIGURE 10-1: LOAD CONDITIONS - PIC16C52
CL
VSS
Pin CL = 50 pF for all pins except OSC2
15 pF for OSC2 in XT mode when
external clock is used to
drive OSC1
1998 Microchip Technology Inc. Preliminary DS30453B-page 63
PIC16C52 PIC16C5X
10.4 Timing Diagrams and Specifications
FIGURE 10-2: EXTERNAL CLOCK TIMING - PIC16C52
TABLE 10-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C52
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Operating Voltage VDD range is described in Section 10.1.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
FOSC External CLKIN Frequency(2) DC 4 MHz XT osc mode
Oscillator Frequency(2) DC 4 MHz RC osc mode
0.1 4 MHz XT osc mode
1TOSC External CLKIN Period(2) 250 ns RC osc mode
250 ns XT osc mode
Oscillator Period(2) 250 ns RC osc mode
250 10,000 ns XT osc mode
2TCY Instruction Cycle Time(3) 4/FOSC ——
3 TosL, TosH Clock in (OSC1) Low or High Time 85* ns XT oscillator
4 TosR, TosF Clock in (OSC1) Rise or Fall Time 25* ns XT oscillator
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
2: All specified values are based on characterization data for that particular oscillator type under standard operating condi-
tions with the device executing code. Exceeding these specified limits may result in an unstable oscillator oper ation and/or
higher than expected current consumption.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
3: Instruction cycle period (TCY) equals four times the input oscillator time base period.
OSC1
CLKOUT
Q4 Q1 Q2 Q3 Q4 Q1
133
44
2
PIC16C5X PIC16C52
DS30453B-page 64 Preliminary 1998 Microchip Technology Inc.
FIGURE 10-3: CLKOUT AND I/O TIMING - PIC16C52
TABLE 10-2: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C52
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Operating Voltage VDD range is described in Section 10.1.
Parameter
No. Sym Characteristic Min Typ(1) Max Units
10 TosH2ckL OSC1 to CLKOUT(2) 15 30** ns
11 TosH2ckH OSC1 to CLKOUT(2) 15 30** ns
12 TckR CLKOUT rise time(2) 5 15** ns
13 TckF CLKOUT fall time(2) 5 15** ns
14 TckL2ioV CLKOUT to Port out valid(2) 40** ns
15 TioV2ckH Port in valid before CLKOUT(2) 0.25 TCY+30* ns
16 TckH2ioI Port in hold after CLKOUT(2) 0* ns
17 TosH2ioV OSC1 (Q1 cycle) to Port out valid(3) 100* ns
18 TosH2ioI OSC1 (Q2 cycle) to Port input invalid
(I/O in hold time) TBD ns
19 TioV2osH Port input valid to OSC1
(I/O in setup time) TBD ns
20 TioR Port output rise time(3) 10 25** ns
21 TioF Port output fall time(3) 10 25** ns
* These parameters are characterized but not tested.
** These parameters are design targets and are not tested. No characterization data available at this time.
Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
2: Measurements are taken in RC Mode where CLKOUT output is 4 x TOSC.
3: See Figure 10-1 for loading conditions.
OSC1
CLKOUT
I/O Pin
(input)
I/O Pin
(output)
Q4 Q1 Q2 Q3
10
13 14
17
20, 21
18
15
11
12 16
Old V alue New Value
Note: All tests must be done with specified capacitive loads (see data sheet) 50 pF on I/O pins and CLKOUT.
19
1998 Microchip Technology Inc. Preliminary DS30453B-page 65
PIC16C52 PIC16C5X
FIGURE 10-4: RESET AND DEVICE RESET TIMER TIMING - PIC16C52
TABLE 10-3: RESET AND DEVICE RESET TIMER - PIC16C52
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Operating Voltage VDD range is described in Section 10.1.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
30 TmcL MCLR Pulse Width (low) 100* ns VDD = 5 V
32 TDRT Device Reset Timer Period 9* 18* 30* ms VDD = 5 V (Commercial)
34 TioZ I/O Hi-impedance from MCLR Low 100* ns
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design
guidance only and are not tested.
VDD
MCLR
Internal
POR
DRT
Time-out
Internal
RESET
32
34
I/O pin
32 32
34
(Note 1)
Note 1: I/O pins must be taken out of hi-impedance mode by enabling the output drivers in software.
30
PIC16C5X PIC16C52
DS30453B-page 66 Preliminary 1998 Microchip Technology Inc.
FIGURE 10-5: TIMER0 CLOCK TIMINGS - PIC16C52
TABLE 10-4: TIMER0 CLOCK REQUIREMENTS - PIC16C52
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Operating Voltage VDD range is described in Section 10.1.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
40 Tt0H T0CKI High Pulse Width - No Prescaler 0.5 TCY + 20* ns
- With Prescaler 10* ns
41 Tt0L T0CKI Low Pulse Width - No Prescaler 0.5 TCY + 20* ns
- With Prescaler 10* ns
42 Tt0P T0CKI Period 20 or TCY + 40*
N ns Whichever is greater.
N = Prescale Value
(1, 2, 4,..., 256)
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
T0CKI
40 41
42
1998 Microchip Technology Inc. Preliminary DS30453B-page 67
PIC16C54/55/56/57 PIC16C5X
11.0 ELECTRICAL CHARACTERISTICS - PIC16C54/55/56/57
Absolute Maximum Ratings†
Ambient Temperature under bias...........................................................................................................–55°C to +125°C
Storage Temperature..............................................................................................................................–65°C to +150°C
Voltage on VDD with respect to VSS ...............................................................................................................0V to +7.5V
Voltage on MCLR with respect to VSS(2).........................................................................................................0V to +14V
Voltage on all other pins with respect to VSS ................................................................................. –0.6V to (VDD + 0.6V)
Total Power Dissipation(1) ....................................................................................................................................800 mW
Max. Current out of VSS pin...................................................................................................................................150 mA
Max. Current into VDD pin......................................................................................................................................100 mA
Max. Current into an input pin (T0CKI only).....................................................................................................................±500 µA
Input Clamp Current, IIK (VI < 0 or VI > VDD)....................................................................................................................±20 mA
Output Clamp Current, IOK (VO < 0 or VO > VDD)............................................................................................................±20 mA
Max. Output Current sunk by any I/O pin................................................................................................................25 mA
Max. Output Current sourced by any I/O pin...........................................................................................................20 mA
Max. Output Current sourced by a single I/O port (PORTA, B or C) .......................................................................40 mA
Max. Output Current sunk by a single I/O port (PORTA, B or C) ............................................................................50 mA
Note 1: Po w er Dissipation is calculated as follows: Pdis = VDD x {IDD IOH} + {(VDD – VOH) x IOH} + (VOL x IOL)
Note 2: V oltage spik es below VSS at the MCLR pin, inducing currents greater than 80 mA, ma y cause latch-up . Thus,
a series resistor of 50 to 100 should be used when applying a “lo w” le v el to the MCLR pin rather than pull-
ing this pin directly to VSS
NOTICE: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This
is a stress rating only and functional operation of the device at those or any other conditions above those indicated
in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended
periods may affect device reliability.
PIC16C5X PIC16C54/55/56/57
DS30453B-page 68 Preliminary 1998 Microchip Technology Inc.
TABLE 11-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
(RC, XT & 10) AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)
TABLE 11-2: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
(HS, LP & JW) AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)
OSC PIC16C5X-RC PIC16C5X-XT PIC16C5X-10
RC
VDD: 3.0 V to 6.25 V
IDD: 3.3 mA max. at 5. V
IPD: 9 µA max. at 3.0 V, WDT dis
Freq: 4 MHz max.
N/A N/A
XT
VDD: 3.0V to 6.25V
IDD: 1.8 mA typ. at 5.5V
IPD: 0.6 µA typ. at 3.0V WDT dis
Freq: 4 MHz max.
VDD: 3.0V to 6.25V
IDD: 3.3 mA max. at 5.5V
IPD: 9 µA max. at 3.0V, WDT dis
Freq: 4 MHz max.
N/A
HS N/A N/A
VDD: 4.5V to 5.5V
IDD: 10 mA max. at 5.5V
IPD: 9 µA max. at 3.0V, WDT dis
Freq: 10 MHz max.
LP
VDD: 2.5V to 6.25V
IDD: 15 µA typ. at 3.0V
IPD: 0.6 µA typ. at 3.0V, WDT dis
Freq: 40 kHz max.
VDD: 2.5V to 6.25V
IDD: 15 µA typ. at 3.0V
IPD: 0.6 µA typ. at 3.0V, WDT dis
Freq: 40 kHz max.
VDD: 2.5V to 6.25V
IDD: 15 µA typ. at 3.0V
IPD: 0.6 µA typ. at 3.0V, WDT dis
Freq: 40 kHz max.
The shaded sections indicate oscillator selections which should work by design, b ut are not tested. It is recommended
that the user select the device type from information in unshaded sections.
OSC PIC16C5X-HS PIC16C5X-LP PIC16C5X/JW
RC N/A N/A
VDD: 3.0V to 6.25V
IDD: 3.3 mA max. at 5.5V
IPD: 9 µA max. at 3.0V, WDT dis
Freq: 4 MHz max.
XT N/A N/A
VDD: 3.0V to 6.25V
IDD: 3.3 mA max. at 5.5V
IPD: 9 µA max. at 3.0V, WDT dis
Freq: 4 MHz max.
HS
VDD: 4.5V to 5.5V
IDD: 20 mA max. at 5.5V
IPD: 9 µA max. at 3.0V, WDT dis
Freq: 20 MHz max.
N/A
VDD: 4.5V to 5.5V
IDD: 20 mA max. at 5.5V
IPD: 9 µA max. at 3.0V, WDT dis
Freq: 20 MHz max.
LP
VDD: 2.5V to 6.25V
IDD: 15 µA typ. at 3.0V
IPD: 0.6 µA typ. at 3.0V, WDT dis
Freq: 40 kHz max.
VDD: 2.5V to 6.25V
IDD: 32 µA max. at 32 kHz, 3.0V
IPD: 9 µA max. at 3.0V, WDT dis
Freq: 40 kHz max.
VDD: 2.5V to 6.25V
IDD: 32 µA max. at 32 kHz, 3.0V
IPD: 9 µA max. at 3.0V, WDT dis
Freq: 40 kHz max.
The shaded sections indicate oscillator selections which should work by design, b ut are not tested. It is recommended
that the user select the device type from information in unshaded sections.
1998 Microchip Technology Inc. Preliminary DS30453B-page 69
PIC16C54/55/56/57 PIC16C5X
11.1 DC Characteristics: PIC16C54/55/56/57-RC, XT, 10, HS, LP (Commercial)
DC Characteristics
Power Supply Pins Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
PIC16C5X-RC
PIC16C5X-XT
PIC16C5X-10
PIC16C5X-HS
PIC16C5X-LP
VDD 3.0
3.0
4.5
4.5
2.5
6.25
6.25
5.5
5.5
6.25
V
V
V
V
V
FOSC = DC to 4 MHz
FOSC = DC to 4 MHz
FOSC = DC to 10 MHz
FOSC = DC to 20 MHz
FOSC = DC to 40 kHz
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP Mode
VDD Start Voltage to ensure
Power-On Reset VPOR VSS V See Section 7.4 for details on
Power-On Reset
VDD Rise Rate to ensure
Power-On Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-On Reset
Supply Current(3)
PIC16C5X-RC(4)
PIC16C5X-XT
PIC16C5X-10
PIC16C5X-HS
PIC16C5X-LP
IDD
1.8
1.8
4.8
4.8
9.0
15
3.3
3.3
10
10
20
32
mA
mA
mA
mA
mA
µA
FOSC = 4 MHz, VDD = 5.5V
FOSC = 4 MHz, VDD = 5.5V
FOSC = 10 MHz, VDD = 5.5V
FOSC = 10 MHz, VDD = 5.5V
FOSC = 20 MHz, VDD = 5.5V
FOSC = 32 kHz, VDD = 3.0V,
WDT disabled
Power Down Current(5) IPD
4.0
0.6 12
9µA
µAVDD = 3.0V, WDT enabled
VDD = 3.0V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
PIC16C5X PIC16C54/55/56/57
DS30453B-page 70 Preliminary 1998 Microchip Technology Inc.
11.2 DC Characteristics: PIC16C54/55/56/57-RCI, XTI, 10I, HSI, LPI (Industrial)
DC Characteristics
Power Supply Pins Standard Operating Conditions (unless otherwise specified)
Operating Temperature –40°C TA +85°C
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
PIC16C5X-RCI
PIC16C5X-XTI
PIC16C5X-10I
PIC16C5X-HSI
PIC16C5X-LPI
VDD 3.0
3.0
4.5
4.5
2.5
6.25
6.25
5.5
5.5
6.25
V
V
V
V
V
FOSC = DC to 4 MHz
FOSC = DC to 4 MHz
FOSC = DC to 10 MHz
FOSC = DC to 20 MHz
FOSC = DC to 40 kHz
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD Start Voltage to ensure
Power-On Reset VPOR —VSS V See Section 7.4 for details on
Power-On Reset
VDD Rise Rate to ensure
Power-On Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-On Reset
Supply Current(3)
PIC16C5X-RCI(4)
PIC16C5X-XTI
PIC16C5X-10I
PIC16C5X-HSI
PIC16C5X-LPI
IDD
1.8
1.8
4.8
4.8
9.0
15
3.3
3.3
10
10
20
40
mA
mA
mA
mA
mA
µA
FOSC = 4 MHz, VDD = 5.5V
FOSC = 4 MHz, VDD = 5.5V
FOSC = 10 MHz, VDD = 5.5V
FOSC = 10 MHz, VDD = 5.5V
FOSC = 20 MHz, VDD = 5.5V
FOSC = 32 kHz, VDD = 3.0V,
WDT disabled
Power Down Current(5) IPD
4.0
0.6 14
12 µA
µAVDD = 3.0V, WDT enabled
VDD = 3.0V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
1998 Microchip Technology Inc. Preliminary DS30453B-page 71
PIC16C54/55/56/57 PIC16C5X
11.3 DC Characteristics: PIC16C54/55/56/57-RCE, XTE, 10E, HSE, LPE (Extended)
DC Characteristics
Power Supply Pins Standard Operating Conditions (unless otherwise specified)
Operating Temperature –40°C TA +125°C
Characteristic Sym Min Typ (1) Max Units Conditions
Supply V oltage
PIC16C5X-RCE
PIC16C5X-XTE
PIC16C5X-10E
PIC16C5X-HSE
PIC16C5X-LPE
VDD 3.25
3.25
4.5
4.5
2.5
6.0
6.0
5.5
5.5
6.0
V
V
V
V
V
FOSC = DC to 4 MHz
FOSC = DC to 4 MHz
FOSC = DC to 10 MHz
FOSC = DC to 16 MHz
FOSC = DC to 40 kHz
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD Start Voltage to ensure
Power-On Reset VPOR —VSS V See Section 7.4 for details on
Power-On Reset
VDD rise rate to ensure
Power-On Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-On Reset
Supply Current(3)
PIC16C5X-RCE(4)
PIC16C5X-XTE
PIC16C5X-10E
PIC16C5X-HSE
PIC16C5X-LPE
IDD
1.8
1.8
4.8
4.8
9.0
19
3.3
3.3
10
10
20
55
mA
mA
mA
mA
mA
µA
FOSC = 4 MHz, VDD = 5.5V
FOSC = 4 MHz, VDD = 5.5V
FOSC = 10 MHz, VDD = 5.5V
FOSC = 10 MHz, VDD = 5.5V
FOSC = 16 MHz, VDD = 5.5V
FOSC = 32 kHz, VDD = 3.25V,
WDT disabled
Power Down Current(5) IPD
5.0
0.8 22
18 µA
µAVDD = 3.25V, WDT enabled
VDD = 3.25V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
PIC16C5X PIC16C54/55/56/57
DS30453B-page 72 Preliminary 1998 Microchip Technology Inc.
11.4 DC Characteristics: PIC16C54/55/56/57-RC, XT, 10, HS, LP (Commercial)
PIC16C54/55/56/57-RCI, XTI, 10I, HSI, LPI (Industrial)
DC Characteristics
All Pins Except
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Operating Voltage VDD range is described in Section 11.1, Section 11.2 and
Section 11.3.
Characteristic Sym Min Typ(1) Max Units Conditions
Input Low Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
VIL VSS
VSS
VSS
VSS
VSS
0.2 VDD
0.15 VDD
0.15 VDD
0.15 VDD
0.3 VDD
V
V
V
V
V
Pin at hi-impedance
PIC16C5X-RC only(4)
PIC16C5X-XT, 10, HS, LP
Input High Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
VIH 0.45 VDD
2.0
0.36 VDD
0.85 VDD
0.85 VDD
0.85 VDD
0.7 VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
V
V
V
V
V
V
V
For all VDD(5)
4.0V < VDD 5.5V(5)
VDD > 5.5V
PIC16C5X-RC only(4)
PIC16C5X-XT, 10, HS, LP
Hysteresis of Schmitt
Trigger inputs VHYS 0.15VDD*— V
Input Leakage Current(2,3)
I/O ports
MCLR
T0CKI
OSC1
IIL –1
–5
–3
–3
0.5
0.5
0.5
0.5
+1
+5
+3
+3
µA
µA
µA
µA
µA
For VDD 5.5V
VSS VPIN VDD,
Pin at hi-impedance
VPIN = VSS + 0.25V
VPIN = VDD
VSS VPIN VDD
VSS VPIN VDD,
PIC16C5X-XT, 10, HS, LP
Output Low Voltage
I/O ports
OSC2/CLKOUT
VOL
0.6
0.6 V
VIOL = 8.7 mA, VDD = 4.5V
IOL = 1.6 mA, VDD = 4.5V,
PIC16C5X-RC
Output High Voltage
I/O ports(3)
OSC2/CLKOUT
VOH VDD – 0.7
VDD – 0.7
V
VIOH = –5.4 mA, VDD = 4.5V
IOH = –1.0 mA, VDD = 4.5V,
PIC16C5X-RC
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25 °C . This data is f or design guidance
only and is not tested.
2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified
levels represent normal operating conditions. Higher leakage current may be measured at different input
voltage.
3: Negative current is defined as coming out of the pin.
4: For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the
PIC16C5X be driven with external clock in RC mode.
5: The user may use the better of the two specifications.
1998 Microchip Technology Inc. Preliminary DS30453B-page 73
PIC16C54/55/56/57 PIC16C5X
11.5 DC Characteristics: PIC16C54/55/56/57-RC, XT, 10, HS, LP (Extended)
DC Characteristics
All Pins Except
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature –40°C TA +125°C
Operating Voltage VDD range is described in Section 11.1, Section 11.2 and
Section 11.3.
Characteristic Sym Min Typ(1) Max Units Conditions
Input Low Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
VIL Vss
Vss
Vss
Vss
Vss
0.15 VDD
0.15 VDD
0.15 VDD
0.15 VDD
0.3 VDD
V
V
V
V
V
Pin at hi-impedance
PIC16C5X-RC only(4)
PIC16C5X-XT, 10, HS, LP
Input High Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
VIH 0.45 VDD
2.0
0.36 VDD
0.85 VDD
0.85 VDD
0.85 VDD
0.7 VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
V
V
V
V
V
V
V
For all VDD(5)
4.0V < VDD 5.5V(5)
VDD > 5.5 V
PIC16C5X-RC only(4)
PIC16C5X-XT, 10, HS, LP
Hysteresis of Schmitt
Trigger inputs VHYS 0.15VDD*— V
Input Leakage Current (2,3)
I/O ports
MCLR
T0CKI
OSC1
IIL –1
–5
–3
–3
0.5
0.5
0.5
0.5
+1
+5
+3
+3
µA
µA
µA
µA
µA
For VDD 5.5 V
VSS VPIN VDD,
Pin at hi-impedance
VPIN = VSS + 0.25V
VPIN = VDD
VSS VPIN VDD
VSS VPIN VDD,
PIC16C5X-XT, 10, HS, LP
Output Low Voltage
I/O ports
OSC2/CLKOUT
VOL
0.6
0.6 V
VIOL = 8.7 mA, VDD = 4.5V
IOL = 1.6 mA, VDD = 4.5V,
PIC16C5X-RC
Output High Voltage
I/O ports(3)
OSC2/CLKOUT
VOH VDD – 0.7
VDD – 0.7
V
VIOH = –5.4 mA, VDD = 4.5V
IOH = –1.0 mA, VDD = 4.5V,
PIC16C5X-RC
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified
levels represent normal operating conditions. Higher leakage current may be measured at different input
voltage.
3: Negative current is defined as coming out of the pin.
4: For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the
PIC16C5X be driven with external clock in RC mode.
5: The user may use the better of the two specifications.
PIC16C5X PIC16C54/55/56/57
DS30453B-page 74 Preliminary 1998 Microchip Technology Inc.
11.6 Timing Parameter Symbology and Load Conditions
The timing parameter symbols have been created following one of the following formats:
1. TppS2ppS
2. TppS
TF Frequency T Time
Lowercase subscripts (pp) and their meanings:
pp
2 to mc MCLR
ck CLKOUT osc oscillator
cy cycle time os OSC1
drt device reset timer t0 T0CKI
io I/O port wdt watchdog timer
Uppercase letters and their meanings:
SF Fall P Period
H High R Rise
I Invalid (Hi-impedance) V Valid
L Low Z Hi-impedance
FIGURE 11-1: LOAD CONDITIONS - PIC16C54/55/56/57
CL
VSS
Pin CL = 50 pF for all pins except OSC2
15 pF for OSC2 in XT, HS or LP
modes when external clock
is used to drive OSC1
1998 Microchip Technology Inc. Preliminary DS30453B-page 75
PIC16C54/55/56/57 PIC16C5X
11.7 Timing Diagrams and Specifications
FIGURE 11-2: EXTERNAL CLOCK TIMING - PIC16C54/55/56/57
TABLE 11-3: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54/55/56/57
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 11.1, Section 11.2 and Section 11.3
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
FOSC External CLKIN Frequency(2) DC 4 MHz XT osc mode
DC 10 MHz 10 MHz mode
DC 20 MHz HS osc mode (Com/Indust)
DC 16 MHz HS osc mode (Extended)
DC 40 kHz LP osc mode
Oscillator Frequency(2) DC 4 MHz RC osc mode
0.1 4 MHz XT osc mode
4 10 MHz 10 MHz mode
4 20 MHz HS osc mode (Com/Indust)
4 16 MHz HS osc mode (Extended)
DC 40 kHz LP osc mode
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are f or design guidance only
and are not tested.
2: All specified values are based on characterization data for that particular oscillator type under standard operating
conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation
and/or higher than expected current consumption.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
3: Instruction cycle period (TCY) equals four times the input oscillator time base period.
OSC1
CLKOUT
Q4 Q1 Q2 Q3 Q4 Q1
133
44
2
PIC16C5X PIC16C54/55/56/57
DS30453B-page 76 Preliminary 1998 Microchip Technology Inc.
1TOSC External CLKIN Period(2) 250 ns XT osc mode
100 ns 10 MHz mode
50 ns HS osc mode (Com/Indust)
62.5 ns HS osc mode (Extended)
25 µs LP osc mode
Oscillator Period(2) 250 ns RC osc mode
250 10,000 ns XT osc mode
100 250 ns 10 MHz mode
50 250 ns HS osc mode (Com/Indust)
62.5 250 ns HS osc mode (Extended)
25 µs LP osc mode
2TCY Instruction Cycle Time(3) 4/FOSC ——
3 TosL, TosH Clock in (OSC1) Low or High Time 85* ns XT oscillator
20* ns HS oscillator
2* µs LP oscillator
4 TosR, TosF Clock in (OSC1) Rise or Fall Time 25* ns XT oscillator
25* ns HS oscillator
50* ns LP oscillator
TABLE 11-3: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54/55/56/57 (CON’T)
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 11.1, Section 11.2 and Section 11.3
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are f or design guidance only
and are not tested.
2: All specified values are based on characterization data for that particular oscillator type under standard operating
conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation
and/or higher than expected current consumption.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
3: Instruction cycle period (TCY) equals four times the input oscillator time base period.
1998 Microchip Technology Inc. Preliminary DS30453B-page 77
PIC16C54/55/56/57 PIC16C5X
FIGURE 11-3: CLKOUT AND I/O TIMING - PIC16C54/55/56/57
TABLE 11-4: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C54/55/56/57
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 11.1, Section 11.2 and
Section 11.3
Parameter
No. Sym Characteristic Min Typ(1) Max Units
10 TosH2ckL OSC1 to CLKOUT(2) 15 30** ns
11 TosH2ckH OSC1 to CLKOUT(2) 15 30** ns
12 TckR CLKOUT rise time(2) 5 15** ns
13 TckF CLKOUT fall time(2) 5 15** ns
14 TckL2ioV CLKOUT to Port out valid(2) 40** ns
15 TioV2ckH Port in valid before CLKOUT(2) 0.25 TCY+30* ns
16 TckH2ioI Port in hold after CLKOUT(2) 0* ns
17 TosH2ioV OSC1 (Q1 cycle) to Port out valid(3) 100* ns
18 TosH2ioI OSC1 (Q2 cycle) to Port input invalid
(I/O in hold time) TBD ns
19 TioV2osH Port input valid to OSC1
(I/O in setup time) TBD ns
20 TioR Port output rise time(3) 10 25** ns
21 TioF Port output fall time(3) 10 25** ns
* These parameters are characterized but not tested.
** These parameters are design targets and are not tested. No characterization data available at this time.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
2: Measurements are taken in RC Mode where CLKOUT output is 4 x TOSC.
3: See Figure 11-1 for loading conditions.
OSC1
CLKOUT
I/O Pin
(input)
I/O Pin
(output)
Q4 Q1 Q2 Q3
10
13 14
17
20, 21
18
15
11
12 16
Old V alue New Value
Note: All tests must be done with specified capacitive loads (see data sheet) 50 pF on I/O pins and CLKOUT.
19
PIC16C5X PIC16C54/55/56/57
DS30453B-page 78 Preliminary 1998 Microchip Technology Inc.
FIGURE 11-4: RESET, WATCHDOG TIMER, AND
DEVICE RESET TIMER TIMING - PIC16C54/55/56/57
TABLE 11-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C54/55/56/57
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 11.1, Section 11.2 and Section 11.3
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
30 TmcL MCLR Pulse Width (low) 100* ns VDD = 5.0V
31 Twdt W atchdog Timer Time-out P eriod
(No Prescaler) 9* 18* 30* ms VDD = 5.0V (Commercial)
32 TDRT Device Reset Timer Period 9* 18* 30* ms VDD = 5.0V (Commercial)
34 TioZ I/O Hi-impedance from MCLR Low 100* ns
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are for design
guidance only and are not tested.
VDD
MCLR
Internal
POR
DRT
Time-out
Internal
RESET
Watchdog
Timer
RESET
32
31
34
I/O pin
32 32
34
(Note 1)
Note 1: I/O pins must be taken out of hi-impedance mode by enabling the output drivers in software.
30
1998 Microchip Technology Inc. Preliminary DS30453B-page 79
PIC16C54/55/56/57 PIC16C5X
FIGURE 11-5: TIMER0 CLOCK TIMINGS - PIC16C54/55/56/57
TABLE 11-6: TIMER0 CLOCK REQUIREMENTS - PIC16C54/55/56/57
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 11.1, Section 11.2 and
Section 11.3
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
40 Tt0H T0CKI High Pulse Width - No Prescaler 0.5 TCY + 20* ns
- With Prescaler 10* ns
41 Tt0L T0CKI Low Pulse Width - No Prescaler 0.5 TCY + 20* ns
- With Prescaler 10* ns
42 Tt0P T0CKI Period 20 or TCY + 40*
N ns Whichever is greater.
N = Prescale Value
(1, 2, 4,..., 256)
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are f or design guidance only
and are not tested.
T0CKI
40 41
42
PIC16C5X PIC16C54/55/56/57
DS30453B-page 80 Preliminary 1998 Microchip Technology Inc.
NOTES:
1998 Microchip Technology Inc. Preliminary DS30453B-page 81
PIC16C54/55/56/57 PIC16C5X
12.0 DC AND AC CHARACTERISTICS - PIC16C54/55/56/57
The graphs and tab les provided in this section are for design guidance and are not tested. In some gr aphs or tables the
data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only
and devices will operate properly only within the specified range.
The data presented in this section is a statistical summary of data collected on units from different lots ov er a period of
time. “Typical” represents the mean of the distribution while “max” or “min” represents (mean + 3σ) and (mean – 3σ)
respectively, where σ is standard deviation.
FIGURE 12-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE
TABLE 12-1: RC OSCILLATOR FREQUENCIES
Cext Rext Average
Fosc @ 5 V, 25°C
20 pF 3.3 k 4.973 MHz ± 27%
5 k 3.82 MHz ± 21%
10 k 2.22 MHz ± 21%
100 k 262.15 kHz ± 31%
100 pF 3.3 k 1.63 MHz ± 13%
5 k 1.19 MHz ± 13%
10 k 684.64 kHz ± 18%
100 k 71.56 kHz ± 25%
300 pF 3.3 k 660 kHz ± 10%
5.0 k 484.1 kHz ± 14%
10 k 267.63 kHz ± 15%
160 k 29.44 kHz ± 19%
The frequencies are measured on DIP packages.
The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation
indicated is ±3 standard deviation from average value for VDD = 5 V.
FOSC
FOSC (25°C)
1.10
1.08
1.06
1.04
1.02
1.00
0.98
0.96
0.94
0.92
0.90
01020253040506070
T(°C)
Frequency normalized to +25°C
VDD = 5.5 V
VDD = 3.5 V
Rext 10 k
Cext = 100 pF
0.88
PIC16C5X PIC16C54/55/56/57
DS30453B-page 82 Preliminary 1998 Microchip Technology Inc.
FIGURE 12-2: TYPICAL RC OSCILLATOR
FREQUENCY vs. VDD,
CEXT = 20 PF
5.5
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0
3.0 3.5 4.0 4.5 5.0 5.5 6.0
VDD (Volts)
FOSC (MHz)
R = 3.3k
R = 5k
R = 10k
R = 100k
Measured on DIP Packages, T = 25°C
FIGURE 12-3: TYPICAL RC OSCILLATOR
FREQUENCY vs. VDD,
CEXT = 100 PF
FIGURE 12-4: TYPICAL RC OSCILLATOR
FREQUENCY vs. VDD,
CEXT = 300 PF
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0.0
3.0 3.5 4.0 4.5 5.0 5.5 6.0
VDD (Volts)
FOSC (MHz)
R = 3.3k
R = 5k
R = 10k
R = 100k
Measured on DIP Packages, T = 25°C
800
700
600
500
400
300
200
100
0
3.0 3.5 4.0 4.5 5.0 5.5 6.0
VDD (Volts)
FOSC (kHz)
R = 3.3k
R = 5k
R = 10k
R = 100k
Measured on DIP Packages, T = 25°C
1998 Microchip Technology Inc. Preliminary DS30453B-page 83
PIC16C54/55/56/57 PIC16C5X
FIGURE 12-5: TYPICAL IPD vs. VDD,
WATCHDOG DISABLED
FIGURE 12-6: MAXIMUM IPD vs. VDD,
WATCHDOG DISABLED
2.5
2.0
1.5
1.0
0.5
0.02.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
IPD (µA)
VDD (Volts)
T = 25°C
0
2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
IPD (µA)
VDD (Volts)
1
6.5 7.0
10
100
+85˚C
0˚C
–40˚C
–55˚C
+125˚C
+70˚C
FIGURE 12-7: TYPICAL IPD vs. VDD,
WATCHDOG ENABLED
FIGURE 12-8: MAXIMUM IPD vs. VDD,
WATCHDOG ENABLED
20
16
12
8
4
0
2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
IPD (µA)
VDD (Volts)
2
6
10
14
18
T = 25°C
+70°C
0
2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
IPD (µA)
VDD (Volts) 6.5 7.0
40
60
+85°C
–40°C
–55°C
10
20
30
50
IPD, with WDT enabled, has two components:
The leakage current which increases with higher temperature
and the operating current of the WDT logic which increases
with lower temperature. At –40°C, the latter dominates
explaining the apparently anomalous behavior.
+125°C
0°C
PIC16C5X PIC16C54/55/56/57
DS30453B-page 84 Preliminary 1998 Microchip Technology Inc.
FIGURE 12-9: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs. VDD
FIGURE 12-10: VIH, VIL OF MCLR, T0CKI AND OSC1 (IN RC MODE) vs. VDD
FIGURE 12-11: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT
(IN XT, HS, AND LP MODES) vs. VDD
2.00
1.80
1.60
1.40
1.20
1.00
2.5 3.0 3.5 4.0 4.5 5.0
VDD (Volts)
Min (–40°C to +85°C)
0.80
0.60 5.5 6.0
Max (–40°C to +85°C)
Typ (+25°C)
VTH (Volts)
3.5
3.0
2.5
2.0
1.5
1.0
2.5 3.0 3.5 4.0 4.5 5.0
VDD (Volts)
0.5
0.0 5.5 6.0
VIH, VIL (Volts)
4.0
4.5
V
IH
min (–40°C to +85°C)
V
IH
max (–40°C to +85°C)
V
IH
typ +25°C
V
IL
min (–40°C to +85°C)
V
IL
max (–40°C to +85°C)
V
IH
typ +25°C
Note: These input pins have Schmitt Trigger input buffers.
2.4
2.2
2.0
1.8
1.6
1.4
2.5 3.0 3.5 4.0 4.5 5.0
VDD (Volts)
1.2
1.0 5.5 6.0
Typ (+25°C)
VTH (Volts)
2.6
2.8
3.0
3.2
3.4
Max (–40°C to +85°C)
Min (–40°C to +85°C)
1998 Microchip Technology Inc. Preliminary DS30453B-page 85
PIC16C54/55/56/57 PIC16C5X
FIGURE 12-12: TYPICAL IDD vs. FREQUENCY (EXTERNAL CLOCK, 25°C)
FIGURE 12-13: MAXIMUM IDD vs. FREQUENCY (EXTERNAL CLOCK, –40°C TO +85°C)
10k 100k 1M 10M 100M
0.01
0.1
1.0
10
IDD (mA)
External Clock Frequency (Hz)
5.0
4.5
4.0
2.5
3.0
3.5
5.5
6.0
6.5
7.0
10k 100k 1M 10M 100M
0.01
0.1
1.0
10
IDD (mA)
External Clock Frequency (Hz)
5.0
4.5
4.0
3.5
5.5
6.0
6.5
7.0
2.5
3.0
PIC16C5X PIC16C54/55/56/57
DS30453B-page 86 Preliminary 1998 Microchip Technology Inc.
FIGURE 12-14: MAXIMUM IDD vs. FREQUENCY (EXTERNAL CLOCK –55°C TO +125°C)
10k 100k 1M 10M 100M
0.01
0.1
1.0
10
IDD (mA)
External Clock Frequency (Hz)
5.0
4.5
4.0
2.5
3.0
3.5
5.5
6.0
6.5
7.0
FIGURE 12-15: WDT TIMER TIME-OUT
PERIOD vs. VDD FIGURE 12-16: TRANSCONDUCTANCE (gm)
OF HS OSCILLATOR vs. VDD
50
45
40
35
30
25
20
15
10
5234567
V
DD (Volts)
WDT period (ms)
Max +85°C
Max +70°C
Typ +25°C
MIn 0°C
MIn –40°C
9000
8000
7000
6000
5000
4000
3000
2000
100
0234567
V
DD (Volts)
gm (µA/V)
Min +85°C
Max –40°C
Typ +25°C
1998 Microchip Technology Inc. Preliminary DS30453B-page 87
PIC16C54/55/56/57 PIC16C5X
FIGURE 12-17: TRANSCONDUCTANCE (gm)
OF LP OSCILLATOR vs. VDD
FIGURE 12-18: IOH vs. VOH, VDD = 3 V
45
40
35
30
25
20
15
10
5
0234567
V
DD (Volts)
gm (µA/V)
Min +85°C
Max –40°C
Typ +25°C
0
–5
–10
–15
–20
–250 0.5 1.0 1.5 2.0 2.5
VOH (Volts)
IOH (mA)
Min +85°C
3.0
Typ +25°C
Max –40°C
FIGURE 12-19: TRANSCONDUCTANCE (gm)
OF XT OSCILLATOR vs. VDD
FIGURE 12-20: IOH vs. VOH, VDD = 5 V
2500
2000
1500
1000
500
0234567
V
DD (Volts)
gm (µA/V)
Min +85°C
Max –40°C
Typ +25°C
0
–10
–20
–30
–401.5 2.0 2.5 3.0 3.5 4.0
VOH (Volts)
IOH (mA)
Min +85°C
Max –40°C
4.5 5.0
Typ +25°C
PIC16C5X PIC16C54/55/56/57
DS30453B-page 88 Preliminary 1998 Microchip Technology Inc.
FIGURE 12-21: IOL vs. VOL, VDD = 3 V
TABLE 12-2: INPUT CAPACITANCE FOR
PIC16C54/56
Pin Typical Capacitance (pF)
18L PDIP 18L SOIC
RA port 5.0 4.3
RB port 5.0 4.3
MCLR 17.0 17.0
OSC1 4.0 3.5
OSC2/CLKOUT 4.3 3.5
T0CKI 3.2 2.8
All capacitance values are typical at 25°C. A part-to-part
variation of ±25% (three standard deviations) should be
taken into account.
45
40
35
30
25
20
15
10
5
0
0.0 0.5 1.0 1.5 2.0 2.5
VOL (Volts)
IOL (mA)
Min +85°C
Max –40°C
Typ +25°C
3.0
FIGURE 12-22: IOL vs. VOL, VDD = 5 V
TABLE 12-3: INPUT CAPACITANCE FOR
PIC16C55/57
Pin
Typical Capacitance (pF)
28L PDIP
(600 mil) 28L SOIC
RA port 5.2 4.8
RB port 5.6 4.7
RC port 5.0 4.1
MCLR 17.0 17.0
OSC1 6.6 3.5
OSC2/CLKOUT 4.6 3.5
T0CKI 4.5 3.5
All capacitance values are typical at 25°C. A part-to-part
variation of ±25% (three standard deviations) should be
taken into account.
90
80
70
60
50
40
30
20
10
00.0 0.5 1.0 1.5 2.0 2.5
VOL (Volts)
IOL (mA)
Min +85°C
Max –40°C
Typ +25°C
3.0
1998 Microchip Technology Inc. Preliminary DS30453B-page 89
PIC16CR54A PIC16C5X
13.0 ELECTRICAL CHARACTERISTICS - PIC16CR54A
Absolute Maximum Ratings†
Ambient Temperature under bias...........................................................................................................–55°C to +125°C
Storage Temperature..............................................................................................................................–65°C to +150°C
Voltage on VDD with respect to VSS ..................................................................................................................0 to +7.5V
Voltage on MCLR with respect to VSS(2)............................................................................................................0 to +14V
Voltage on all other pins with respect to VSS ................................................................................. –0.6V to (VDD + 0.6V)
Total Power Dissipation(1) ....................................................................................................................................800 mW
Max. Current out of VSS pin...................................................................................................................................150 mA
Max. Current into VDD pin........................................................................................................................................50 mA
Max. Current into an input pin (T0CKI only).....................................................................................................................±500 µA
Input Clamp Current, IIK (VI < 0 or VI > VDD)....................................................................................................................±20 mA
Output Clamp Current, IOK (V0 < 0 or V0 > VDD).............................................................................................................±20 mA
Max. Output Current sunk by any I/O pin................................................................................................................25 mA
Max. Output Current sourced by any I/O pin...........................................................................................................20 mA
Max. Output Current sourced by a single I/O port (PORTA or B)............................................................................40 mA
Max. Output Current sunk by a single I/O port (PORTA or B).................................................................................50 mA
Note 1: Power Dissipation is calculated as follows: PDIS = VDD x {IDD - IOH} + {(VDD-VOH) x IOH} + (VOL x IOL)
Note 2: Voltage spikes belo w Vss at the MCLR pin, inducing currents g reater than 80 mA ma y cause latch-up . Thus ,
a series resistor of 50 to 100 should be used when applying a low lev el to the MCLR pin rather than pulling
this pin directly to Vss.
NOTICE: Stresses above those listed under "Maximum Ratings" may cause per manent damage to the device.
This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for
extended periods may affect device reliability.
PIC16C5X PIC16CR54A
DS30453B-page 90 Preliminary 1998 Microchip Technology Inc.
TABLE 13-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)
OSC PIC16CR54A-04 PIC16CR54A-10 PIC16CR54A-20 PIC16LCR54A-04
RC VDD: 2.5 V to 6.25 V
IDD: 3.6 mA max at 6.0 V
IPD: 6.0 µA max at 2.5 V,
WDT dis
Freq: 4 MHz max
N/A N/A N/A
XT VDD: 2.5 V to 6.25 V
IDD: 3.6 mA max at 6.0 V
IPD: 6.0 µA max at 2.5 V,
WDT dis
Freq: 4.0 MHz max
N/A N/A N/A
HS
N/A
VDD: 4.5 V to 5.5 V
IDD: 10 mA max at 5.5 V
IPD: 6.0 µA max at 2.5 V,
WDT dis
Freq: 10 MHz max
VDD: 4.5 V to 5.5 V
IDD: 10 mA max at 5.5 V
IPD: 6.0 µA max at 2.5 V,
WDT dis
Freq: 20 MHz max
N/A
LP
N/A N/A N/A
VDD: 2.0 V to 6.25 V
IDD: 20 µA max at 32 kHz,
2.0 V
IPD: 6.0 µA max at 2.5 V,
WDT dis
Freq: 200 kHz max
The shaded sections indicate oscillator selections which should work by design, b ut are not tested. It is recommended
that the user select the device type from information in unshaded sections.
1998 Microchip Technology Inc. Preliminary DS30453B-page 91
PIC16CR54A PIC16C5X
13.1 DC Characteristics: PIC16CR54A-04, 10, 20 (Commercial)
PIC16CR54A-04I, 10I, 20I (Industrial)
DC Characteristics
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
RC and XT options
HS option
VDD 2.5
4.5 6.25
5.5 V
V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD Start Voltage to ensure
Power-on Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD Rise Rate to ensure
Power-on Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
RC(4) and XT options
HS option
IDD 2.0
0.8
90
4.8
9.0
3.6
1.8
350
10
20
mA
mA
µA
mA
mA
FOSC = 4.0 MHz, VDD = 6.0V
FOSC = 4.0 MHz, VDD = 3.0V
FOSC = 200 kHz, VDD = 2.5V
FOSC = 10 MHz, VDD = 5.5V
FOSC = 20 MHz, VDD = 5.5V
Power-Down Current(5)
Commercial IPD
1.0
2.0
3.0
5.0
6.0
8.0*
15
25
µA
µA
µA
µA
VDD = 2.5V, WDT disabled
VDD = 4.0V, WDT disabled
VDD = 6.0V, WDT disabled
VDD = 6.0V, WDT enabled
Power-Down Current(5)
Industrial IPD
1.0
2.0
3.0
3.0
5.0
8.0
10*
20*
18
45
µA
µA
µA
µA
µA
VDD = 2.5V, WDT disabled
VDD = 4.0V, WDT disabled
VDD = 4.0V, WDT enabled
VDD = 6.0V, WDT disabled
VDD = 6.0V, WDT enabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
PIC16C5X PIC16CR54A
DS30453B-page 92 Preliminary 1998 Microchip Technology Inc.
13.2 DC Characteristics: PIC16CR54A-04E, 10E, 20E (Extended)
DC Characteristics
Power Supply Pins Standard Operating Conditions (unless otherwise specified)
Operating Temperature –40°C TA +125°C (extended)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
RC, XT and LP options
HS options
VDD 3.25
4.5
6.0
5.5 V
V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD Start Voltage to ensure
Power-on Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD Rise Rate to ensure
Power-on Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
RC(4) and XT options
HS option
IDD
1.8
4.8
9.0
3.3
10
20
mA
mA
mA
FOSC = 4.0 MHz, VDD = 5.5V
FOSC = 10 MHz, VDD = 5.5V
FOSC = 16 MHz, VDD = 5.5V
Power-Down Current(5) IPD
5.0
0.8 22
18 µA
µAVDD = 3.25V, WDT enabled
VDD = 3.25V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is for design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
1998 Microchip Technology Inc. Preliminary DS30453B-page 93
PIC16CR54A PIC16C5X
13.3 DC Characteristics: PIC16LCR54A-04 (Commercial)
PIC16LCR54A-04I (Industrial)
DC Characteristics
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage VDD 2.0 6.25 V LP Option
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD Start Voltage to ensure
Power-on Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD Rise Rate to ensure
Power-on Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3) IDD 10 20
70 µA
µAFOSC = 32 kHz, VDD = 2.0V
FOSC = 32 kHz, VDD = 6.0V
Power-Down Current(5)
Commercial IPD
1.0
2.0
3.0
5.0
6.0
8.0*
15
25
µA
µA
µA
µA
VDD = 2.5V, WDT disabled
VDD = 4.0V, WDT disabled
VDD = 6.0V, WDT disabled
VDD = 6.0V, WDT enabled
Power-Down Current(5)
Industrial IPD
1.0
2.0
3.0
3.0
5.0
8.0
10*
20*
18
45
µA
µA
µA
µA
µA
VDD = 2.5V, WDT disabled
VDD = 4.0V, WDT disabled
VDD = 4.0V, WDT enabled
VDD = 6.0V, WDT disabled
VDD = 6.0V, WDT enabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
PIC16C5X PIC16CR54A
DS30453B-page 94 Preliminary 1998 Microchip Technology Inc.
13.4 DC Characteristics: PIC16CR54A-04, 10, 20, PIC16LCR54A-04 (Commercial)
PIC16CR54A-04I, 10I, 20I, PIC16LCR54A-04I (Industrial)
DC Characteristics
All Pins Except
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Operating Voltage VDD range is described in Section 13.1 and Section 13.3.
Characteristic Sym Min Typ(1) Max Units Conditions
Input Low Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIL VSS
VSS
VSS
VSS
VSS
0.2 VDD
0.15 VDD
0.15 VDD
0.15 VDD
0.15 VDD
V
V
V
V
V
Pin at hi-impedance
RC option only(4)
XT, HS and LP options
Input High Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIH 2.0
0.6 VDD
0.85 VDD
0.85 VDD
0.85 VDD
0.85 VDD
VDD
VDD
VDD
VDD
VDD
VDD
V
V
V
V
V
V
VDD = 3.0V to 5.5V(5)
Full VDD range(5)
RC option only(4)
XT, HS and LP options
Hysteresis of Schmitt
Trigger inputs VHYS 0.15VDD*— V
Input Leakage Current(3)
I/O ports
MCLR
T0CKI
OSC1
IIL –1.0
–5.0
–3.0
–3.0
0.5
0.5
0.5
+1.0
+5.0
+3.0
+3.0
µA
µA
µA
µA
µA
For VDD 5.5V
VSS VPIN VDD,
Pin at hi-impedance
VPIN = VSS + 0.25V(2)
VPIN = VDD(2)
VSS VPIN VDD
VSS VPIN VDD,
XT, HS and LP options
Output Low Voltage
I/O ports
OSC2/CLKOUT
VOL
0.5
0.5 V
VIOL = 10 mA, VDD = 6.0V
IOL = 1.9 mA, VDD = 6.0V,
RC option only
Output High Voltage(3)
I/O ports
OSC2/CLKOUT
VOH VDD –0.5
VDD –0.5
V
VIOH = –4.0 mA, VDD = 6.0V
IOH = –0.8 mA, VDD = 6.0V,
RC option only
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C. This data is for design guidance
only and is not tested.
2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified
levels represent normal operating conditions. Higher leakage current may be measured at different input
voltage.
3: Negative current is defined as coming out of the pin.
4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X
be driven with external clock in RC mode.
5: The user may use the better of the two specifications.
1998 Microchip Technology Inc. Preliminary DS30453B-page 95
PIC16CR54A PIC16C5X
13.5 DC Characteristics: PIC16CR54A-04E, 10E, 20E (Extended)
DC Characteristics
All Pins Except
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature –40°C TA +125°C
Operating Voltage VDD range is described in Section 13.2.
Characteristic Sym Min Typ(1) Max Units Conditions
Input Low Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIL Vss
Vss
Vss
Vss
Vss
0.15 VDD
0.15 VDD
0.15 VDD
0.15 VDD
0.3 VDD
V
V
V
V
V
Pin at hi-impedance
RC option only(4)
XT, HS and LP options
Input High Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIH 0.45 VDD
2.0
0.36 VDD
0.85 VDD
0.85 VDD
0.85 VDD
0.7 VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
V
V
V
V
V
V
V
For all VDD(5)
4.0V < VDD 5.5V(5)
VDD > 5.5V
RC option only(4)
XT, HS and LP options
Hysteresis of Schmitt
Trigger inputs VHYS 0.15VDD*— V
Input Leakage Current(3)
I/O ports
MCLR
T0CKI
OSC1
IIL –1.0
–5.0
–3.0
–3.0
0.5
0.5
0.5
0.5
+1.0
+5.0
+3.0
+3.0
µA
µA
µA
µA
µA
For VDD 5.5V
VSS VPIN VDD,
Pin at hi-impedance
VPIN = VSS + 0.25V(2)
VPIN = VDD(2)
VSS VPIN VDD
VSS VPIN VDD,
XT, HS and LP options
Output Low Voltage
I/O ports
OSC2/CLKOUT
VOL
0.6
0.6 V
VIOL = 8.7 mA, VDD = 4.5V
IOL = 1.6 mA, VDD = 4.5V,
RC option only
Output High Voltage (3)
I/O ports
OSC2/CLKOUT
VOH VDD –0.7
VDD –0.7
V
VIOH = –5.4 mA, VDD = 4.5V
IOH = –1.0 mA, VDD = 4.5V,
RC option only
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C. This data is for design guidance
only and is not tested.
2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified
levels represent normal operating conditions. Higher leakage current may be measured at different input
voltage.
3: Negative current is defined as coming out of the pin.
4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X
be driven with external clock in RC mode.
5: The user may use the better of the two specifications.
PIC16C5X PIC16CR54A
DS30453B-page 96 Preliminary 1998 Microchip Technology Inc.
13.6 Timing Parameter Symbology and Load Conditions
The timing parameter symbols have been created following one of the following formats:
1. TppS2ppS
2. TppS
T
F Frequency T Time
Lowercase subscripts (pp) and their meanings:
pp
2 to mc MCLR
ck CLKOUT osc oscillator
cy cycle time os OSC1
drt device reset timer t0 T0CKI
io I/O port wdt watchdog timer
Uppercase letters and their meanings:
S
F Fall P Period
H High R Rise
I Invalid (Hi-impedance) V Valid
L Low Z Hi-impedance
FIGURE 13-1: LOAD CONDITIONS
CL
VSS
Pin CL = 50 pF for all pins except OSC2
15 pF for OSC2 in XT, HS or LP
options when external clock
is used to drive OSC1
1998 Microchip Technology Inc. Preliminary DS30453B-page 97
PIC16CR54A PIC16C5X
13.7 Timing Diagrams and Specifications
FIGURE 13-2: EXTERNAL CLOCK TIMING - PIC16CR54A
TABLE 13-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR54A
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 13.1, Section 13.2 and Section 13.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
FOSC External CLKIN Frequency(2) DC 4.0 MHz XT osc mode
DC 4.0 MHz HS osc mode (04)
DC 10 MHz HS osc mode (10)
DC 20 MHz HS osc mode (20)
DC 200 kHz LP osc mode
Oscillator Frequency(2) DC 4.0 MHz RC osc mode
0.1 4.0 MHz XT osc mode
4.0 4.0 MHz HS osc mode (04)
4.0 10 MHz HS osc mode (10)
4.0 20 MHz HS osc mode (20)
5.0 200 kHz LP osc mode
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are f or design guidance only
and are not tested.
2: All specified values are based on characterization data for that particular oscillator type under standard operating
conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation
and/or higher than expected current consumption.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
3: Instruction cycle period (TCY) equals four times the input oscillator time base period.
OSC1
CLKOUT
Q4 Q1 Q2 Q3 Q4 Q1
133
44
2
PIC16C5X PIC16CR54A
DS30453B-page 98 Preliminary 1998 Microchip Technology Inc.
1TOSC External CLKIN Period(2) 250 ns XT osc mode
250 ns HS osc mode (04)
100 ns HS osc mode (10)
50 ns HS osc mode (20)
5.0 µs LP osc mode
Oscillator Period(2) 250 ns RC osc mode
250 10,000 ns XT osc mode
250 250 ns HS osc mode (04)
100 250 ns HS osc mode (10)
50 250 ns HS osc mode (20)
5.0 200 µs LP osc mode
2TCY Instruction Cycle Time(3) 4/FOSC ——
3 TosL, TosH Clock in (OSC1) Low or High Time 50* ns XT oscillator
20* ns HS oscillator
2.0* µs LP oscillator
4 TosR, TosF Clock in (OSC1) Rise or Fall Time 25* ns XT oscillator
25* ns HS oscillator
50* ns LP oscillator
TABLE 13-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR54A (CON’T)
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 13.1, Section 13.2 and Section 13.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are f or design guidance only
and are not tested.
2: All specified values are based on characterization data for that particular oscillator type under standard operating
conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation
and/or higher than expected current consumption.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
3: Instruction cycle period (TCY) equals four times the input oscillator time base period.
1998 Microchip Technology Inc. Preliminary DS30453B-page 99
PIC16CR54A PIC16C5X
FIGURE 13-3: CLKOUT AND I/O TIMING - PIC16CR54A
TABLE 13-3: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16CR54A
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 13.1, Section 13.2 and
Section 13.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units
10 TosH2ckL OSC1 to CLKOUT(2) 15 30** ns
11 TosH2ckH OSC1 to CLKOUT(2) 15 30** ns
12 TckR CLKOUT rise time(2) 5.0 15** ns
13 TckF CLKOUT fall time(2) 5.0 15** ns
14 TckL2ioV CLKOUT to Port out valid(2) 40** ns
15 TioV2ckH Port in valid before CLKOUT(2) 0.25 TCY+30* ns
16 TckH2ioI Port in hold after CLKOUT(2) 0* ns
17 TosH2ioV OSC1 (Q1 cycle) to Port out valid(3) 100* ns
18 TosH2ioI OSC1 (Q2 cycle) to Port input invalid
(I/O in hold time) TBD ns
19 TioV2osH Port input valid to OSC1
(I/O in setup time) TBD ns
20 TioR Port output rise time(3) 10 25** ns
21 TioF Port output fall time(3) 10 25** ns
* These parameters are characterized but not tested.
** These parameters are design targets and are not tested. No characterization data available at this time.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
2: Measurements are taken in RC Mode where CLKOUT output is 4 x TOSC.
3: See Figure 13-1 for loading conditions.
OSC1
CLKOUT
I/O Pin
(input)
I/O Pin
(output)
Q4 Q1 Q2 Q3
10
14
17
20, 21
18
15
11
16
Old V alue New Value
Note: All tests must be done with specified capacitive loads (see data sheet) 50 pF on I/O pins and CLKOUT.
19 12
13
PIC16C5X PIC16CR54A
DS30453B-page 100 Preliminary 1998 Microchip Technology Inc.
FIGURE 13-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16CR54A
TABLE 13-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16CR54A
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 13.1, Section 13.2 and Section 13.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
30 TmcL MCLR Pulse Width (low) 1.0* µsVDD = 5.0V
31 Twdt W atchdog Timer Time-out P eriod
(No Prescaler) 7.0* 18* 40* ms VDD = 5.0V (Commercial)
32 TDRT Device Reset Timer Period 7.0* 18* 30* ms VDD = 5.0V (Commercial)
34 TioZ I/O Hi-impedance from MCLR Low 1.0* µs
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are for design
guidance only and are not tested.
VDD
MCLR
Internal
POR
DRT
Time-out
Internal
RESET
Watchdog
Timer
RESET
32
31
34
I/O pin
32 32
34
(Note 1)
Note 1: I/O pins must be taken out of hi-impedance mode by enabling the output drivers in software.
30
1998 Microchip Technology Inc. Preliminary DS30453B-page 101
PIC16CR54A PIC16C5X
FIGURE 13-5: TIMER0 CLOCK TIMINGS - PIC16CR54A
TABLE 13-5: TIMER0 CLOCK REQUIREMENTS - PIC16CR54A
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 13.1, Section 13.2 and
Section 13.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
40 Tt0H T0CKI High Pulse Width - No Prescaler 0.5 TCY + 20* ns
- With Prescaler 10* ns
41 Tt0L T0CKI Low Pulse Width - No Prescaler 0.5 TCY + 20* ns
- With Prescaler 10* ns
42 Tt0P T0CKI Period 20 or TCY + 40*
N ns Whichever is greater.
N = Prescale Value
(1, 2, 4,..., 256)
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are f or design guidance only
and are not tested.
T0CKI
40 41
42
PIC16C5X PIC16CR54A
DS30453B-page 102 Preliminary 1998 Microchip Technology Inc.
NOTES:
1998 Microchip Technology Inc. Preliminary DS30453B-page 103
PIC16C54A PIC16C5X
14.0 ELECTRICAL CHARACTERISTICS - PIC16C54A
Absolute Maximum Ratings
Ambient temperature under bias............................................................................................................–55°C to +125°C
Storage temperature............................................................................................................................. –65°C to +150°C
Voltage on VDD with respect to VSS ..................................................................................................................0 to +7.5V
Voltage on MCLR with respect to VSS................................................................................................................0 to +14V
Voltage on all other pins with respect to VSS ................................................................................. –0.6V to (VDD + 0.6V)
Total power dissipation(1) .....................................................................................................................................800 mW
Max. current out of VSS pin....................................................................................................................................150 mA
Max. current into VDD pin ......................................................................................................................................100 mA
Max. current into an input pin (T0CKI only)......................................................................................................................±500 µA
Input clamp current, IIK (VI < 0 or VI > VDD)....................................................................................................................±20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)..............................................................................................................±20 mA
Max. output current sunk by any I/O pin..................................................................................................................25 mA
Max. output current sourced by any I/O pin ............................................................................................................20 mA
Max. output current sourced by a single I/O port (PORTA or B) .............................................................................50 mA
Max. output current sunk by a single I/O port (PORTA or B)...................................................................................50 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - IOH} + {(VDD-VOH) x IOH} + (VOL x IOL)
NOTICE: Stresses above those listed under "Maximum Ratings" may cause per manent damage to the device.
This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for
extended periods may affect device reliability.
PIC16C5X PIC16C54A
DS30453B-page 104 Preliminary 1998 Microchip Technology Inc.
TABLE 14-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)
OSC PIC16C54A-04 PIC16C54A-10 PIC16C54A-20 PIC16LC54A-04
RC
VDD: 3.0V to 6.25V
IDD: 2.4 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 4 MHz max.
VDD: 3.0V to 6.25V
IDD: 1.7 mA typ. at
5.5V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 4.0 MHz max.
VDD: 3.0V to 6.25V
IDD: 1.7 mA typ. at
5.5V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 4.0 MHz max.
VDD: 3.0V to 6.25V
IDD: 0.5 mA typ. at
5.5V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 4.0 MHz max.
XT
VDD: 3.0V to 6.25V
IDD 2.4 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 4 MHz max.
VDD: 3.0V to 6.25V
IDD: 1.7 mA typ. at
5.5V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 4.0 MHz max.
VDD: 3.0V to 6.25V
IDD: 1.7 mA typ. at
5.5V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 4.0 MHz max.
VDD: 3.0V to 6.25V
IDD: 0.5 mA typ. at
5.5V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 4.0 MHz max.
HS N/A
VDD: 4.5V to 5.5V
IDD: 8.0 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 10 MHz max.
VDD: 4.5V to 5.5V
IDD: 16 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 20 MHz max.
Do not use in
HS mode
LP
VDD: 3.0V to 6.25V
IDD: 14 µA typ. at
32kHz, 3.0V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 200 kHz max.
Do not use in
LP mode Do not use in
LP mode
VDD: 2.5V to 6.25V
IDD: 27 µA max. at
32kHz, 2.5V
WDT dis
IPD: 4.0 µA max. at
2.5V WDT dis
Freq: 200 kHz max.
The shaded sections indicate oscillator selections which should work by design, but are not
tested. It is recommended that the user select the device type from information in unshaded
sections.
OSC PIC16C54A/JW PIC16LV54A-02
RC
VDD: 3.0V to 6.25V
IDD: 2.4 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 4.0 MHz max.
VDD: 2.0V to 3.8V
IDD: 0.5 mA typ. at
3.0V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 2.0 MHz max.
XT
VDD: 3.0V to 6.25V
IDD 2.4 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 4.0 MHz max.
VDD: 2.0V to 3.8V
IDD: 0.5 mA typ. at
3.0V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 2.0 MHz max.
HS
VDD: 4.5V to 5.5V
IDD: 8 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 10 MHz max.
Do not use in
HS mode
LP
VDD: 2.5V to 6.25V
IDD: 27 µA max. at
32kHz, 2.5V
WDT dis
IPD: 4.0 µA max. at
2.5V WDT dis
Freq: 200 kHz max.
VDD: 2.0V to 3.8V
IDD: 27 µA max. at
32kHz, 2.5V
WDT dis
IPD: 4.0 µA max. at
2.5V WDT dis
Freq: 200 kHz max.
The shaded sections indicate oscillator selections
which should work by design, but are not tested. It
is recommended that the user select the device
type from information in unshaded sections.
1998 Microchip Technology Inc. Preliminary DS30453B-page 105
PIC16C54A PIC16C5X
14.1 DC Characteristics: PIC16C54A-04, 10, 20 (Commercial)
PIC16C54A-04I, 10I, 20I (Industrial)
DC Characteristics
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
XT, RC and LP options
HS option
VDD 3.0
4.5
6.25
5.5 V
V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD start voltage to ensure
Power-On Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD rise rate to ensure
Power-On Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
XT and RC(4) options
HS option
LP option, Commercial
LP option, Industrial
IDD
1.8
2.4
4.5
14
17
2.4
8.0
16
29
37
mA
mA
mA
µA
µA
FOSC = 4.0 MHz, VDD = 5.5V
FOSC = 10 MHz, VDD = 5.5V
FOSC = 20 MHz, VDD = 5.5V
FOSC = 32 kHz, VDD = 3.0V, WDT disabled
FOSC = 32 kHz, VDD = 3.0V, WDT disabled
Power Down Current(5)
Commercial
Industrial
IPD
4.0
0.25
5.0
0.3
12
4.0
14
5.0
µA
µA
µA
µA
VDD = 3.0V, WDT enabled
VDD = 3.0V, WDT disabled
VDD = 3.0V, WDT enabled
VDD = 3.0V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
PIC16C5X PIC16C54A
DS30453B-page 106 Preliminary 1998 Microchip Technology Inc.
14.2 DC Characteristics: PIC16C54A-04E, 10E, 20E (Extended)
DC Characteristics
Power Supply Pins Standard Operating Conditions (unless otherwise specified)
Operating Temperature –40°C TA +125°C (extended)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
XT and RC options
HS option
VDD 3.5
4.5
5.5
5.5 V
V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD start voltage to ensure
Power-On Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD rise rate to ensure
Power-On Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
XT and RC(4) options
HS option
IDD
1.8
4.8
9.0
3.3
10
20
mA
mA
mA
FOSC = 4.0 MHz, VDD = 5.5V
FOSC = 10 MHz, VDD = 5.5V
FOSC = 20 MHz, VDD = 5.5V
Power Down Current(5)
XT and RC options
HS option
IPD
5.0
0.8
4.0
0.25
22
18
22
18
µA
µA
µA
µA
VDD = 3.5V, WDT enabled
VDD = 3.5V, WDT disabled
VDD = 3.5V, WDT enabled
VDD = 3.5V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
1998 Microchip Technology Inc. Preliminary DS30453B-page 107
PIC16C54A PIC16C5X
14.3 DC Characteristics: PIC16LC54A-04 (Commercial)
PIC16LC54A-04I (Industrial)
PIC16LC54A-04E (Extended)
DC Characteristics
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
XT, RC and LP options VDD 2.5 6.25 V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD start voltage to ensure
Power-On Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD rise rate to ensure
Power-On Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
XT and RC(4) options
LP option, Commercial
LP option, Industrial
LP option, Extended
IDD
0.5
11
11
11
25
27
35
37
mA
µA
µA
µA
FOSC = 4.0 MHz, VDD = 5.5V
FOSC = 32 kHz, VDD = 2.5V WDT disabled
FOSC = 32 kHz, VDD = 2.5V WDT disabled
FOSC = 32 kHz, VDD = 2.5V WDT disabled
Power Down Current(5)
Commercial
Industrial
Extended
IPD
2.5
0.25
2.5
0.25
2.5
0.25
12
4.0
14
5.0
15
7.0
µA
µA
µA
µA
µA
µA
VDD = 2.5V, WDT enabled
VDD = 2.5V, WDT disabled
VDD = 2.5V, WDT enabled
VDD = 2.5V, WDT disabled
VDD = 2.5V, WDT enabled
VDD = 2.5V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is for design guid-
ance only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
PIC16C5X PIC16C54A
DS30453B-page 108 Preliminary 1998 Microchip Technology Inc.
14.4 DC Characteristics: PIC16LV54A-02 (Commercial)
PIC16LV54A-02 (Industrial)
DC Characteristics
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–20°C TA +85°C (industrial)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
XT, RC and LP options VDD 2.0 3.8 V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD start voltage to ensure
Power-On Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD rise rate to ensure
Power-On Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
XT and RC(4) options
LP option, Commercial
LP option, Industrial
IDD
0.5
11
14
27
35
mA
µA
µA
FOSC = 2.0 MHz, VDD = 3.0V
FOSC = 32 kHz, VDD = 2.5V, WDT disabled
FOSC = 32 kHz, VDD = 2.5V, WDT disabled
Power Down Current(5)(6)
Commercial
Industrial
IPD
2.5
0.25
3.5
0.3
12
4.0
14
5.0
µA
µA
µA
µA
VDD = 2.5V, WDT enabled
VDD = 2.5V, WDT disabled
VDD = 2.5V, WDT enabled
VDD = 2.5V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
6: The oscillator start-up time can be as much as 8 seconds for XT and LP oscillator selection, if the SLEEP
mode is entered or during initial power-up.
1998 Microchip Technology Inc. Preliminary DS30453B-page 109
PIC16C54A PIC16C5X
14.5 DC Characteristics: PIC16C54A-04, 10, 20, PIC16LC54A-04, PIC16LV54A-02 (Commercial)
PIC16C54A-04I, 10I, 20I, PIC16LC54A-04I, PIC16LV54A-02I (Industrial)
PIC16C54A-04E, 10E, 20E (Extended)
DC Characteristics
All Pins Except
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–20°C TA +85°C (industrial - PIC16LV54A-02I)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 14.1, Section 14.2 and
Section 14.3.
Characteristic Sym Min Typ(1) Max Units Conditions
Input Low Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIL VSS
VSS
VSS
VSS
VSS
VSS
0.2 VDD
0.8VDD
0.15 VDD
0.15 VDD
0.15 VDD
0.3 VDD
V
V
V
V
V
Pin at hi-impedance
4.0V < VDD 5.5V(5)
RC option only(4)
XT, HS and LP options
Input High Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIH 0.2 VDD+1V
2.0
0.85 VDD
0.85 VDD
0.85 VDD
0.7 VDD
VDD
VDD
VDD
VDD
VDD
VDD
V
V
V
V
V
V
For all VDD(5)
4.0V < VDD 5.5V(5)
RC option only(4)
XT, HS and LP options
Hysteresis of Schmitt
Trigger inputs VHYS 0.15VDD*— V
Input Leakage Current(3)
I/O ports
MCLR
T0CKI
OSC1
IIL -1.0
-5.0
-3.0
-3.0
0.5
0.5
0.5
0.5
+1.0
+5.0
+3.0
+3.0
µA
µA
µA
µA
µA
For VDD 5.5V
VSS VPIN VDD,
Pin at hi-impedance
VPIN = VSS +0.25V(2)
VPIN = VDD(2)
VSS VPIN VDD
VSS VPIN VDD,
XT, HS and LP options
Output Low Voltage
I/O ports
OSC2/CLKOUT
VOL
0.6
0.6 V
VIOL = 8.7 mA, VDD = 4.5V
IOL = 1.6 mA, VDD = 4.5V,
RC option only
Output High Voltage
I/O ports(3)
OSC2/CLKOUT
VOH VDD-0.7
VDD-0.7
V
VIOH = -5.4 mA, VDD = 4.5V
IOH = -1.0 mA, VDD = 4.5V,
RC option only
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified
levels represent normal operating conditions. Higher leakage current may be measured at different input
voltage.
3: Negative current is defined as coming out of the pin.
4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X
be driven with external clock in RC mode.
5: The user may use the better of the two specifications.
PIC16C5X PIC16C54A
DS30453B-page 110 Preliminary 1998 Microchip Technology Inc.
14.6 Timing Parameter Symbology and Load Conditions
The timing parameter symbols have been created following one of the following formats:
1. TppS2ppS
2. TppS
TF Frequency T Time
Lowercase subscripts (pp) and their meanings:
pp
2 to mc MCLR
ck CLKOUT osc oscillator
cy cycle time os OSC1
drt device reset timer t0 T0CKI
io I/O port wdt watchdog timer
Uppercase letters and their meanings:
SF Fall P Period
H High R Rise
I Invalid (Hi-impedance) V Valid
L Low Z Hi-impedance
FIGURE 14-1: LOAD CONDITIONS - PIC16C54A
CL
VSS
Pin CL = 50 pF for all pins except OSC2
15 pF for OSC2 in XT, HS or LP
options when external clock
is used to drive OSC1
1998 Microchip Technology Inc. Preliminary DS30453B-page 111
PIC16C54A PIC16C5X
14.7 Timing Diagrams and Specifications
FIGURE 14-2: EXTERNAL CLOCK TIMING - PIC16C54A
TABLE 14-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54A
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–20°C TA +85°C (industrial - PIC16LV54A-02I)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 14.1, Section 14.2 and Section 14.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
FOSC External CLKIN Frequency(2) DC 4.0 MHz XT osc mode
DC 2.0 MHz XT osc mode (PIC16LV54A)
DC 4.0 MHz HS osc mode (04)
DC 10 MHz HS osc mode (10)
DC 20 MHz HS osc mode (20)
DC 200 kHz LP osc mode
Oscillator Frequency(2) DC 4.0 MHz RC osc mode
DC 2.0 MHz RC osc mode (PIC16LV54A)
0.1 4.0 MHz XT osc mode
0.1 2.0 MHz XT osc mode (PIC16LV54A)
4 4.0 MHz HS osc mode (04)
4 10 MHz HS osc mode (10)
4 20 MHz HS osc mode (20)
5 200 kHz LP osc mode
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
2: All specified values are based on characterization data for that particular oscillator type under standard operating condi-
tions with the device executing code. Exceeding these specified limits may result in an unstable oscillator oper ation and/or
higher than expected current consumption.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
3: Instruction cycle period (TCY) equals four times the input oscillator time base period.
OSC1
CLKOUT
Q4 Q1 Q2 Q3 Q4 Q1
133
44
2
PIC16C5X PIC16C54A
DS30453B-page 112 Preliminary 1998 Microchip Technology Inc.
1TOSC External CLKIN Period(2) 250 ns XT osc mode
500 ns XT osc mode (PIC16LV54A)
250 ns HS osc mode (04)
100 ns HS osc mode (10)
50 ns HS osc mode (20)
5.0 µs LP osc mode
Oscillator Period(2) 250 ns RC osc mode
500 ns RC osc mode (PIC16LV54A)
250 10,000 ns XT osc mode
500 ns XT osc mode (PIC16LV54A)
250 250 ns HS osc mode (04)
100 250 ns HS osc mode (10)
50 250 ns HS osc mode (20)
5.0 200 µs LP osc mode
2TCY Instruction Cycle Time(3) 4/FOSC ——
3 TosL, TosH Clock in (OSC1) Low or High Time 85* ns XT oscillator
20* ns HS oscillator
2.0* µs LP oscillator
4 TosR, TosF Clock in (OSC1) Rise or Fall Time 25* ns XT oscillator
25* ns HS oscillator
50* ns LP oscillator
TABLE 14-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54A (CON’T)
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–20°C TA +85°C (industrial - PIC16LV54A-02I)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 14.1, Section 14.2 and Section 14.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
2: All specified values are based on characterization data for that particular oscillator type under standard operating condi-
tions with the device executing code. Exceeding these specified limits may result in an unstable oscillator oper ation and/or
higher than expected current consumption.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
3: Instruction cycle period (TCY) equals four times the input oscillator time base period.
1998 Microchip Technology Inc. Preliminary DS30453B-page 113
PIC16C54A PIC16C5X
FIGURE 14-3: CLKOUT AND I/O TIMING - PIC16C54A
TABLE 14-3: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C54A
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–20°C TA +85°C (industrial - PIC16LV54A-02I)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 14.1, Section 14.2 and
Section 14.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units
10 TosH2ckL OSC1 to CLKOUT(2) 15 30** ns
11 TosH2ckH OSC1 to CLKOUT(2) 15 30** ns
12 TckR CLKOUT rise time(2) 5.0 15** ns
13 TckF CLKOUT fall time(2) 5.0 15** ns
14 TckL2ioV CLKOUT to Port out valid(2) 40** ns
15 TioV2ckH Port in valid before CLKOUT(2) 0.25 TCY+30* ns
16 TckH2ioI Port in hold after CLKOUT(2) 0* ns
17 TosH2ioV OSC1 (Q1 cycle) to Port out valid(3) 100* ns
18 TosH2ioI OSC1 (Q2 cycle) to Port input invalid
(I/O in hold time) TBD ns
19 TioV2osH Port input valid to OSC1
(I/O in setup time) TBD ns
20 TioR Port output rise time(3) 10 25** ns
21 TioF Port output fall time(3) 10 25** ns
* These parameters are characterized but not tested.
** These parameters are design targets and are not tested. No characterization data available at this time.
Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
2: Measurements are taken in RC Mode where CLKOUT output is 4 x TOSC.
3: See Figure 14-1 for loading conditions.
OSC1
CLKOUT
I/O Pin
(input)
I/O Pin
(output)
Q4 Q1 Q2 Q3
10
13 14
17
20, 21
18
15
11
12 16
Old V alue New Value
Note: All tests must be done with specified capacitive loads (see data sheet) 50 pF on I/O pins and CLKOUT.
19
PIC16C5X PIC16C54A
DS30453B-page 114 Preliminary 1998 Microchip Technology Inc.
FIGURE 14-4: RESET, WATCHDOG TIMER, AND
DEVICE RESET TIMER TIMING - PIC16C54A
TABLE 14-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C54A
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–20°C TA +85°C (industrial - PIC16LV54A-02I)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 14.1, Section 14.2 and Section 14.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
30 TmcL MCLR Pulse Width (low) 100*
1µs
ns
VDD = 5.0V
VDD = 5.0V (PIC16LV54A only)
31 Twdt Watchdog Timer Time-out
Period (No Prescaler) 9.0* 18* 30* ms VDD = 5.0V (Commercial)
32 TDRT Device Reset Timer Period 9.0* 18* 30* ms VDD = 5.0V (Commercial)
34 TioZ I/O Hi-impedance from MCLR
Low
100*
1µsns
(PIC16LV54A only)
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design
guidance only and are not tested.
VDD
MCLR
Internal
POR
DRT
Time-out
Internal
RESET
Watchdog
Timer
RESET
32
31
34
I/O pin
32 32
34
(Note 1)
Note 1: I/O pins must be taken out of hi-impedance mode by enabling the output drivers in software.
30
1998 Microchip Technology Inc. Preliminary DS30453B-page 115
PIC16C54A PIC16C5X
FIGURE 14-5: TIMER0 CLOCK TIMINGS - PIC16C54A
TABLE 14-5: TIMER0 CLOCK REQUIREMENTS - PIC16C54A
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–20°C TA +85°C (industrial - PIC16LV54A-02I)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 14.1, Section 14.2 and
Section 14.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
40 Tt0H T0CKI High Pulse Width - No Prescaler 0.5 TCY + 20* ns
- With Prescaler 10* ns
41 Tt0L T0CKI Low Pulse Width - No Prescaler 0.5 TCY + 20* ns
- With Prescaler 10* ns
42 Tt0P T0CKI Period 20 or TCY + 40*
N ns Whichever is greater.
N = Prescale Value
(1, 2, 4,..., 256)
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
T0CKI
40 41
42
PIC16C5X PIC16C54A
DS30453B-page 116 Preliminary 1998 Microchip Technology Inc.
NOTES:
1998 Microchip Technology Inc. Preliminary DS30453B-page 117
PIC16CR57B PIC16C5X
15.0 ELECTRICAL CHARACTERISTICS - PIC16CR57B
Absolute Maximum Ratings†
Ambient Temperature under bias...........................................................................................................–55°C to +125°C
Storage Temperature..............................................................................................................................–65°C to +150°C
Voltage on VDD with respect to VSS ..................................................................................................................0 to +7.5V
Voltage on MCLR with respect to VSS................................................................................................................0 to +14V
Voltage on all other pins with respect to VSS ................................................................................. –0.6V to (VDD + 0.6V)
Total Power Dissipation(1) ....................................................................................................................................800 mW
Max. Current out of VSS pin...................................................................................................................................150 mA
Max. Current into VDD pin......................................................................................................................................100 mA
Max. Current into an input pin (T0CKI only).....................................................................................................................±500 µA
Input Clamp Current, IIK (VI < 0 or VI > VDD)...................................................................................................................±20 mA
Output Clamp Current, IOK (VO < 0 or VO > VDD)............................................................................................................±20 mA
Max. Output Current sunk by any I/O pin................................................................................................................25 mA
Max. Output Current sourced by any I/O pin...........................................................................................................20 mA
Max. Output Current sourced by a single I/O port (PORTA, B or C) .......................................................................50 mA
Max. Output Current sunk by a single I/O port (PORTA, B or C) ............................................................................50 mA
Note 1: Power Dissipation is calculated as follows: PDIS = VDD x {IDD - IOH} + {(VDD-VOH) x IOH} + (VOL x IOL)
NOTICE: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device.
This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for
extended periods may affect device reliability.
PIC16C5X PIC16CR57B
DS30453B-page 118 Preliminary 1998 Microchip Technology Inc.
TABLE 15-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)
OSC PIC16CR57B-04 PIC16CR57B-10 PIC16CR57B-20 PIC16LCR57B-04
RC VDD: 3.0V to 6.25V
IDD: 2.5 mA max at 5.5V
IPD: 4.0 µA max at 3.0V,
WDT dis
Freq: 4.0 MHz max
N/A N/A N/A
XT VDD: 3.0V to 6.25V
IDD: 2.5 mA max at 5.5V
IPD: 4.0 µA max at 3.0V,
WDT dis
Freq: 4.0 MHz max
N/A N/A N/A
HS
N/A
VDD: 4.5V to 5.5V
IDD: 10 mA max at 5.5V
IPD: 4.0 µA max at 3.0V,
WDT dis
Freq: 10 MHz max
VDD: 4.5V to 5.5V
IDD: 20 mA max at 5.5V
IPD: 4.0 µA max at 3.0V,
WDT dis
Freq: 20 MHz max
N/A
LP
N/A N/A N/A
VDD: 2.5V to 6.25V
IDD: 32 µA max at 32 kHz,
2.5V
IPD: 4.0 µA max at 2.5V,
WDT dis
Freq: 200 kHz max
The shaded sections indicate oscillator selections which should work by design, b ut are not tested. It is recommended
that the user select the device type from information in unshaded sections.
1998 Microchip Technology Inc. Preliminary DS30453B-page 119
PIC16CR57B PIC16C5X
15.1 DC Characteristics: PIC16CR57B-04, 10, 20 (Commercial)
PIC16CR57B-04I, 10I, 20I (Industrial)
DC Characteristics
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
RC and XT options
HS option
VDD 3.0
4.5
6.25
5.5 V
V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD Start Voltage to ensure
Power-on Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD Rise Rate to ensure
Power-on Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
RC(4) and XT options
HS option
IDD
1.9
2.5
4.7
2.5
8.0
17
mA
mA
mA
FOSC = 4 MHz, VDD = 5.5V
FOSC = 10 MHz, VDD = 5.5V
FOSC = 20 MHz, VDD = 5.5V
Power-Down Current(5)
Commercial
Industrial
IPD
4.0
0.25
4.0
0.25
12
4.0
14
5.0
µA
µA
µA
µA
VDD = 3.0V, WDT enabled
VDD = 3.0V, WDT disabled
VDD = 3.0V, WDT enabled
VDD = 3.0V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
PIC16C5X PIC16CR57B
DS30453B-page 120 Preliminary 1998 Microchip Technology Inc.
15.2 DC Characteristics: PIC16CR57B-04E, 10E, 20E (Extended)
DC Characteristics
Power Supply Pins Standard Operating Conditions (unless otherwise specified)
Operating Temperature –40°C TA +125°C (extended)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
RC and XT options
HS options
VDD 3.25
4.5
6.0
5.5 V
V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD Start Voltage to ensure
Power-on Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD Rise Rate to ensure
Power-on Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
RC(4) and XT options
HS option
IDD
1.9
4.8
9.0
3.3
10
20
mA
mA
mA
FOSC = 4 MHz, VDD = 5.5V
FOSC = 10 MHz, VDD = 5.5V
FOSC = 20 MHz, VDD = 5.5V
Power-Down Current(5) IPD
5.0
0.8 22
18 µA
µAVDD = 3.25V, WDT enabled
VDD = 3.25V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is for design
guidance only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
1998 Microchip Technology Inc. Preliminary DS30453B-page 121
PIC16CR57B PIC16C5X
15.3 DC Characteristics: PIC16LCR57B-04 (Commercial)
PIC16LCR57B-04I (Industrial)
DC Characteristics
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage VDD 2.5 6.25 V LP option
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD Start Voltage to ensure
Power-on Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD Rise Rate to ensure
Power-on Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
Commercial
Industrial
IDD
12
15
28
37
µA
µA
FOSC = 32 kHz, VDD = 2.5V,
WDT disabled
FOSC = 32 kHz, VDD = 2.5V,
WDT disabled
Power-Down Current(5)
Commercial
Industrial
IPD 3.5
0.2
3.5
0.2
12
4.0
14
5.0
µA
µA
µA
µA
VDD = 2.5V, WDT enabled
VDD = 2.5V, WDT disabled
VDD = 2.5V, WDT enabled
VDD = 2.5V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
PIC16C5X PIC16CR57B
DS30453B-page 122 Preliminary 1998 Microchip Technology Inc.
15.4 DC Characteristics: PIC16CR57B-04, 10, 20, PIC16LCR57B-04 (Commercial)
PIC16CR57B-04I, 10I, 20I, PIC16LCR57B-04I (Industrial)
DC Characteristics
All Pins Except
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Operating Voltage VDD range is described in Section 15.1 and Section 15.3.
Characteristic Sym Min Typ(1) Max Units Conditions
Input Low Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIL VSS
VSS
VSS
VSS
VSS
0.2 VDD
0.15 VDD
0.15 VDD
0.15 VDD
0.3 VDD
V
V
V
V
V
Pin at hi-impedance
RC option only(4)
XT, HS and LP options
Input High Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIH 0.45 VDD
2.0
0.36 VDD
0.85 VDD
0.85 VDD
0.85 VDD
0.7 VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
V
V
V
V
V
V
V
For all VDD(5)
4.0V < VDD 5.5V(5)
VDD > 5.5V
RC option only(4)
XT, HS and LP options
Hysteresis of Schmitt
Trigger inputs VHYS 0.15VDD*— V
Input Leakage Current(3)
I/O ports
MCLR
T0CKI
OSC1
IIL –1.0
–5.0
–3.0
–3.0
0.5
0.5
0.5
+1.0
+5.0
+3.0
+3.0
µA
µA
µA
µA
µA
For VDD 5.5V
VSS VPIN VDD,
Pin at hi-impedance
VPIN = VSS + 0.25V(2)
VPIN = VDD(2)
VSS VPIN VDD
VSS VPIN VDD,
XT, HS and LP options
Output Low Voltage
I/O ports
OSC2/CLKOUT
VOL
0.6
0.6 V
VIOL = 8.7 mA, VDD = 4.5V
IOL = 1.6 mA, VDD = 4.5V,
RC option only
Output High Voltage(3)
I/O ports
OSC2/CLKOUT
VOH VDD –0.7
VDD –0.7
V
VIOH = –5.4 mA, VDD = 4.5V
IOH = –1.0 mA, VDD = 4.5V,
RC option only
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C. This data is for design guidance
only and is not tested.
2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified
levels represent normal operating conditions. Higher leakage current may be measured at different input
voltage.
3: Negative current is defined as coming out of the pin.
4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X
be driven with external clock in RC mode.
5: The user may use the better of the two specifications.
1998 Microchip Technology Inc. Preliminary DS30453B-page 123
PIC16CR57B PIC16C5X
15.5 DC Characteristics: PIC16CR57B-04E, 10E, 20E (Extended)
DC Characteristics
All Pins Except
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature –40°C TA +125°C
Operating Voltage VDD range is described in Section 15.2.
Characteristic Sym Min Typ(1) Max Units Conditions
Input Low Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIL VSS
VSS
VSS
VSS
VSS
0.2 VDD
0.15 VDD
0.15 VDD
0.15 VDD
0.3 VDD
V
V
V
V
V
Pin at hi-impedance
RC option only(4)
XT, HS and LP options
Input High Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIH 0.45 VDD
2.0
0.36 VDD
0.85 VDD
0.85 VDD
0.85 VDD
0.7 VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
V
V
V
V
V
V
V
For all VDD(5)
4.0V < VDD 5.5V(5)
VDD > 5.5V
RC option only(4)
XT, HS and LP options
Hysteresis of Schmitt
Trigger inputs VHYS 0.15VDD*— V
Input Leakage Current(3)
I/O ports
MCLR
T0CKI
OSC1
IIL –1.0
–5.0
–3.0
–3.0
0.5
0.5
0.5
+1.0
+5.0
+3.0
+3.0
µA
µA
µA
µA
µA
For VDD 5.5V
VSS VPIN VDD,
Pin at hi-impedance
VPIN = VSS + 0.25 V(2)
VPIN = VDD(2)
VSS VPIN VDD
VSS VPIN VDD,
XT, HS and LP options
Output Low Voltage
I/O ports
OSC2/CLKOUT
VOL
0.6
0.6 V
VIOL = 8.7 mA, VDD = 4.5V
IOL = 1.6 mA, VDD = 4.5V,
RC option only
Output High Voltage(3)
I/O ports
OSC2/CLKOUT
VOH VDD –0.7
VDD –0.7
V
VIOH = –5.4 mA, VDD = 4.5V
IOH = –1.0 mA, VDD = 4.5V,
RC option only
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C. This data is for design guidance
only and is not tested.
2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified
levels represent normal operating conditions. Higher leakage current may be measured at different input
voltage.
3: Negative current is defined as coming out of the pin.
4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X
be driven with external clock in RC mode.
5: The user may use the better of the two specifications.
PIC16C5X PIC16CR57B
DS30453B-page 124 Preliminary 1998 Microchip Technology Inc.
15.6 Timing Parameter Symbology and Load Conditions
The timing parameter symbols have been created following one of the following formats:
1. TppS2ppS
2. TppS
T
F Frequency T Time
Lowercase subscripts (pp) and their meanings:
pp
2 to mc MCLR
ck CLKOUT osc oscillator
cy cycle time os OSC1
drt device reset timer t0 T0CKI
io I/O port wdt watchdog timer
Uppercase letters and their meanings:
S
F Fall P Period
H High R Rise
I Invalid (Hi-impedance) V Valid
L Low Z Hi-impedance
FIGURE 15-1: LOAD CONDITIONS
CL
VSS
Pin CL = 50 pF for all pins except OSC2
15 pF for OSC2 in XT, HS or LP
options when external clock
is used to drive OSC1
1998 Microchip Technology Inc. Preliminary DS30453B-page 125
PIC16CR57B PIC16C5X
15.7 Timing Diagrams and Specifications
FIGURE 15-2: EXTERNAL CLOCK TIMING - PIC16CR57B
TABLE 15-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR57B
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 15.1, Section 15.2 and Section 15.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
FOSC External CLKIN Frequency(2) DC 4.0 MHz XT osc mode
DC 4.0 MHz HS osc mode (04)
DC 10 MHz HS osc mode (10)
DC 20 MHz HS osc mode (20)
DC 200 kHz LP osc mode
Oscillator Frequency(2) DC 4.0 MHz RC osc mode
0.1 4.0 MHz XT osc mode
4.0 4.0 MHz HS osc mode (04)
4.0 10 MHz HS osc mode (10)
4.0 20 MHz HS osc mode (20)
5.0 200 kHz LP osc mode
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are f or design guidance only
and are not tested.
2: All specified values are based on characterization data for that particular oscillator type under standard operating
conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation
and/or higher than expected current consumption.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
3: Instruction cycle period (TCY) equals four times the input oscillator time base period.
OSC1
CLKOUT
Q4 Q1 Q2 Q3 Q4 Q1
133
44
2
PIC16C5X PIC16CR57B
DS30453B-page 126 Preliminary 1998 Microchip Technology Inc.
1TOSC External CLKIN Period(2) 250 ns XT osc mode
250 ns HS osc mode (04)
100 ns HS osc mode (10)
50 ns HS osc mode (20)
5.0 µs LP osc mode
Oscillator Period(2) 250 ns RC osc mode
250 10,000 ns XT osc mode
250 250 ns HS osc mode (04)
100 250 ns HS osc mode (10)
50 250 ns HS osc mode (20)
5.0 200 µs LP osc mode
2TCY Instruction Cycle Time(3) 4/FOSC ——
3 TosL, TosH Clock in (OSC1) Low or High Time 85* ns XT oscillator
20* ns HS oscillator
2.0* µs LP oscillator
4 TosR, TosF Clock in (OSC1) Rise or Fall Time 25* ns XT oscillator
25* ns HS oscillator
50* ns LP oscillator
TABLE 15-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR57B (CON’T)
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 15.1, Section 15.2 and Section 15.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are f or design guidance only
and are not tested.
2: All specified values are based on characterization data for that particular oscillator type under standard operating
conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation
and/or higher than expected current consumption.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
3: Instruction cycle period (TCY) equals four times the input oscillator time base period.
1998 Microchip Technology Inc. Preliminary DS30453B-page 127
PIC16CR57B PIC16C5X
FIGURE 15-3: CLKOUT AND I/O TIMING - PIC16CR57B
TABLE 15-3: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16CR57B
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 15.1, Section 15.2 and
Section 15.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units
10 TosH2ckL OSC1 to CLKOUT(2) 15 30** ns
11 TosH2ckH OSC1 to CLKOUT(2) 15 30** ns
12 TckR CLKOUT rise time(2) 5.0 15** ns
13 TckF CLKOUT fall time(2) 5.0 15** ns
14 TckL2ioV CLKOUT to Port out valid(2) 40** ns
15 TioV2ckH Port in valid before CLKOUT(2) 0.25 TCY+30* ns
16 TckH2ioI Port in hold after CLKOUT(2) 0* ns
17 TosH2ioV OSC1 (Q1 cycle) to Port out valid(3) 100* ns
18 TosH2ioI OSC1 (Q2 cycle) to Port input invalid
(I/O in hold time) TBD ns
19 TioV2osH Port input valid to OSC1
(I/O in setup time) TBD ns
20 TioR Port output rise time(3) 10 25** ns
21 TioF Port output fall time(3) 10 25** ns
* These parameters are characterized but not tested.
** These parameters are design targets and are not tested. No characterization data available at this time.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
2: Measurements are taken in RC Mode where CLKOUT output is 4 x TOSC.
3: See Figure 15-1 for loading conditions.
OSC1
CLKOUT
I/O Pin
(input)
I/O Pin
(output)
Q4 Q1 Q2 Q3
10
14
17
20, 21
18
15
11
16
Old V alue New Value
Note: All tests must be done with specified capacitive loads (see data sheet) 50 pF on I/O pins and CLKOUT.
19 12
13
PIC16C5X PIC16CR57B
DS30453B-page 128 Preliminary 1998 Microchip Technology Inc.
FIGURE 15-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16CR57B
TABLE 15-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16CR57B
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 15.1, Section 15.2 and Section 15.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
30 TmcL MCLR Pulse Width (low) 1.0* µsVDD = 5.0V
31 Twdt W atchdog Timer Time-out P eriod
(No Prescaler) 9.0* 18* 30* ms VDD = 5.0V (Commercial)
32 TDRT Device Reset Timer Period 9.0* 18* 30* ms VDD = 5.0V (Commercial)
34 TioZ I/O Hi-impedance from MCLR Low 1.0* µs
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are for design
guidance only and are not tested.
VDD
MCLR
Internal
POR
DRT
Time-out
Internal
RESET
Watchdog
Timer
RESET
32
31
34
I/O pin
32 32
34
(Note 1)
Note 1: I/O pins must be taken out of hi-impedance mode by enabling the output drivers in software.
30
1998 Microchip Technology Inc. Preliminary DS30453B-page 129
PIC16CR57B PIC16C5X
FIGURE 15-5: TIMER0 CLOCK TIMINGS - PIC16CR57B
TABLE 15-5: TIMER0 CLOCK REQUIREMENTS - PIC16CR57B
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 15.1, Section 15.2 and
Section 15.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
40 Tt0H T0CKI High Pulse Width - No Prescaler 0.5 TCY + 20* ns
- With Prescaler 10* ns
41 Tt0L T0CKI Low Pulse Width - No Prescaler 0.5 TCY + 20* ns
- With Prescaler 10* ns
42 Tt0P T0CKI Period 20 or TCY + 40*
N ns Whichever is greater.
N = Prescale Value
(1, 2, 4,..., 256)
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are f or design guidance only
and are not tested.
T0CKI
40 41
42
PIC16C5X PIC16CR57B
DS30453B-page 130 Preliminary 1998 Microchip Technology Inc.
NOTES:
1998 Microchip Technology Inc. Preliminary DS30453B-page 131
PIC16C58A PIC16C5X
16.0 ELECTRICAL CHARACTERISTICS - PIC16C58A
Absolute Maximum Ratings
Ambient Temperature under bias...........................................................................................................–55°C to +125°C
Storage Temperature............................................................................................................................. –65°C to +150°C
Voltage on VDD with respect to VSS ..................................................................................................................0 to +7.5V
Voltage on MCLR with respect to VSS................................................................................................................0 to +14V
Voltage on all other pins with respect to VSS ................................................................................. –0.6V to (VDD + 0.6V)
Total Power Dissipation(1) ....................................................................................................................................800 mW
Max. Current out of VSS pin...................................................................................................................................150 mA
Max. Current into VDD pin......................................................................................................................................100 mA
Max. Current into an input pin (T0CKI only).....................................................................................................................±500 µA
Input Clamp Current, IIK (VI < 0 or VI > VDD)....................................................................................................................±20 mA
Output Clamp Current, IOK (VO < 0 or VO > VDD)............................................................................................................±20 mA
Max. Output Current sunk by any I/O pin................................................................................................................25 mA
Max. Output Current sourced by any I/O pin...........................................................................................................20 mA
Max. Output Current sourced by a single I/O port (PORTA or B)............................................................................50 mA
Max. Output Current sunk by a single I/O port (PORTA or B).................................................................................50 mA
Note 1: Power Dissipation is calculated as follows: Pdis = VDD x {IDD - IOH} + {(VDD-VOH) x IOH} + (VOL x IOL)
NOTICE: Stresses above those listed under "Maximum Ratings" may cause per manent damage to the device.
This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for
extended periods may affect device reliability.
PIC16C5X PIC16C58A
DS30453B-page 132 Preliminary 1998 Microchip Technology Inc.
TABLE 16-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)
OSC PIC16C58A-04 PIC16C58A-10 PIC16C58A-20 PIC16LC58A-04
RC
VDD: 3.0V to 6.25V
IDD: 2.5 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 4.0 MHz max.
VDD: 3.0V to 6.25V
IDD: 1.8 mA typ. at
5.5V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 4.0 MHz max.
VDD: 3.0V to 6.25V
IDD: 1.8 mA typ. at
5.5V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 4.0 MHz max.
VDD: 3.0V to 6.25V
IDD: 0.5 mA typ. at
5.5V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 4.0 MHz max.
XT
VDD: 3.0V to 6.25V
IDD 2.5 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 4.0 MHz max.
VDD: 3.0V to 6.25V
IDD: 1.8 mA typ. at
5.5V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 4.0 MHz max.
VDD: 3.0V to 6.25V
IDD: 1.8 mA typ. at
5.5V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 4.0 MHz max.
VDD: 3.0V to 6.25V
IDD: 0.5 mA typ. at
5.5V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 4.0 MHz max.
HS N/A
VDD: 4.5V to 5.5V
IDD: 8.0 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 10 MHz max.
VDD: 4.5V to 5.5V
IDD: 17 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 20 MHz max.
N/A
LP
VDD: 3.0V to 6.25V
IDD: 15 µA typ. at
32kHz, 3.0V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 200 kHz max.
N/A N/A
VDD: 2.5V to 6.25V
IDD: 28 µA max. at
32kHz, 2.5V
WDT dis
IPD: 4.0 µA max. at
2.5V WDT dis
Freq: 200 kHz max.
The shaded sections indicate oscillator selections which should work by design, but are not
tested. It is recommended that the user select the device type from information in unshaded
sections.
OSC PIC16C58A/JW PIC16LV58A-02
RC
VDD: 3.0V to 6.25V
IDD: 2.5 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 4.0 MHz max.
VDD: 2.0V to 3.8V
IDD: 0.5 mA typ. at
3.0V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 2.0 MHz max.
XT
VDD: 3.0V to 6.25V
IDD 2.5 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 4.0 MHz max.
VDD: 2.0V to 3.8V
IDD: 0.5 mA typ. at
3.0V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 2.0 MHz max.
HS
VDD: 4.5V to 5.5V
IDD: 17 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 20 MHz max.
N/A
LP
VDD: 2.5V to 6.25V
IDD: 28 µA max. at
32kHz, 2.5V
WDT dis
IPD: 4.0 µA max. at
2.5V WDT dis
Freq: 200 kHz max.
VDD: 2.0V to 3.8V
IDD: 27 µA max. at
32kHz, 2.5V
WDT dis
IPD: 4.0 µA max. at
2.5V WDT dis
Freq: 200 kHz max.
The shaded sections indicate oscillator selections
which should work by design, but are not tested. It
is recommended that the user select the device
type from information in unshaded sections.
1998 Microchip Technology Inc. Preliminary DS30453B-page 133
PIC16C58A PIC16C5X
16.1 DC Characteristics: PIC16C58A-04, 10, 20 (Commercial)
PIC16C58A-04I, 10I, 20I (Industrial)
DC Characteristics
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
XT, RC and LP options
HS option
VDD 3.0
4.5
6.25
5.5 V
V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD start voltage to ensure
Power-On Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD rise rate to ensure
Power-On Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
XT and RC(4) options
HS option
LP option, Commercial
LP option, Industrial
IDD
1.9
2.5
4.7
15
18
2.5
8.0
17
31
39
mA
mA
mA
µA
µA
FOSC = 4.0 MHz, VDD = 5.5V
FOSC = 10 MHz, VDD = 5.5V
FOSC = 20 MHz, VDD = 5.5V
FOSC = 32 kHz, VDD = 3.0V, WDT disabled
FOSC = 32 kHz, VDD = 3.0V, WDT disabled
Power Down Current(5)
Commercial
Industrial
IPD
4.0
0.25
5.0
0.3
12
4.0
14
5.0
µA
µA
µA
µA
VDD = 3.0V, WDT enabled
VDD = 3.0V, WDT disabled
VDD = 3.0V, WDT enabled
VDD = 3.0V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
PIC16C5X PIC16C58A
DS30453B-page 134 Preliminary 1998 Microchip Technology Inc.
16.2 DC Characteristics: PIC16C58A-04E, 10E, 20E (Extended)
DC Characteristics
Power Supply Pins Standard Operating Conditions (unless otherwise specified)
Operating Temperature –40°C TA +125°C (extended)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
XT and RC options
HS option
VDD 3.5
4.5
5.5
5.5 V
V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD start voltage to ensure
Power-On Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD rise rate to ensure
Power-On Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
XT and RC(4) options
HS option
IDD
1.9
4.8
9.0
3.3
10
20
mA
mA
mA
FOSC = 4.0 MHz, VDD = 5.5V
FOSC = 10 MHz, VDD = 5.5V
FOSC = 20 MHz, VDD = 5.5V
Power Down Current(5)
XT and RC options
HS option
IPD
5.0
0.8
4.0
0.25
22
18
22
18
µA
µA
µA
µA
VDD = 3.5V, WDT enabled
VDD = 3.5V, WDT disabled
VDD = 3.5V, WDT enabled
VDD = 3.5V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is for design
guidance only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
1998 Microchip Technology Inc. Preliminary DS30453B-page 135
PIC16C58A PIC16C5X
16.3 DC Characteristics: PIC16LC58A-04 (Commercial)
PIC16LC58A-04I (Industrial)
PIC16LC58A-04 (Extended)
DC Characteristics
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
XT, RC and LP options VDD 2.5 6.25 V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD start voltage to ensure
Power-On Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD rise rate to ensure
Power-On Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
XT and RC(4) options
LP option, Commercial
LP option, Industrial
LP option, Extended
IDD
0.5
12
12
12
2.5
27
35
37
mA
µA
µA
µA
FOSC = 4.0 MHz, VDD = 5.5V
FOSC = 32 kHz, VDD = 2.5V WDT disabled
FOSC = 32 kHz, VDD = 2.5V WDT disabled
FOSC = 32 kHz, VDD = 2.5V WDT disabled
Power Down Current(5)
Commercial
Industrial
Extended
IPD
2.5
0.25
2.5
0.25
2.5
0.25
12
4.0
14
5.0
15
7.0
µA
µA
µA
µA
µA
µA
VDD = 2.5V, WDT enabled
VDD = 2.5V, WDT disabled
VDD = 2.5V, WDT enabled
VDD = 2.5V, WDT disabled
VDD = 2.5V, WDT enabled
VDD = 2.5V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
PIC16C5X PIC16C58A
DS30453B-page 136 Preliminary 1998 Microchip Technology Inc.
16.4 DC Characteristics: PIC16LV58A-02 (Commercial)
PIC16LV58A-02 (Industrial)
DC Characteristics
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–20°C TA +85°C (industrial)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
XT, RC and LP options VDD 2.0 3.8 V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD start voltage to ensure
Power-On Reset VPOR —VSS V See section on Power-On Reset for details
VDD rise rate to ensure
Power-On Reset SVDD 0.05* V/ms See section on Power-On Reset for details
Supply Current(3)
XT and RC(4) options
LP option, Commercial
LP option, Industrial
IDD
0.5
11
14
1.8
27
35
mA
µA
µA
FOSC = 2.0 MHz, VDD = 3.0V
FOSC = 32 kHz, VDD = 2.5V, WDT disabled
FOSC = 32 kHz, VDD = 2.5V, WDT disabled
Power Down Current(5)(6)
Commercial
Industrial
IPD
2.5
0.25
2.5
0.25
12
4.0
14
5.0
µA
µA
µA
µA
VDD = 2.5V, WDT enabled
VDD = 2.5V, WDT disabled
VDD = 2.5V, WDT enabled
VDD = 2.5V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
6: The oscillator start-up time can be as much as 8 seconds for XT and LP oscillator selection, if the SLEEP
mode is entered or during initial power-up.
1998 Microchip Technology Inc. Preliminary DS30453B-page 137
PIC16C58A PIC16C5X
16.5 DC Characteristics: PIC16C58A-04, 10, 20, PIC16LC58A-04, PIC16LV58A-02 (Commercial)
PIC16C58A-04I, 10I, 20I, PIC16LC58A-04I, PIC16LV58A-02I (Industrial)
PIC16C58A-04E, 10E, 20E (Extended)
DC Characteristics
All Pins Except
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–20°C TA +85°C (industrial - PIC16LV58A)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 16.1, Section 16.2 and
Section 16.3.
Characteristic Sym Min Typ(1) Max Units Conditions
Input Low Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIL VSS
VSS
VSS
VSS
VSS
0.2 VDD
0.15 VDD
0.15 VDD
0.15 VDD
0.3 VDD
V
V
V
V
V
Pin at hi-impedance
RC option only(4)
XT, HS and LP options
Input High Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIH 0.2 VDD+1V
2.0
0.85 VDD
0.85 VDD
0.85 VDD
0.7 VDD
VDD
VDD
VDD
VDD
VDD
VDD
V
V
V
V
V
V
For all VDD(5)
4.0V < VDD 5.5V(5)
RC option only(4)
XT, HS and LP options
Hysteresis of Schmitt
Trigger inputs VHYS 0.15VDD*— V
Input Leakage Current(3)
I/O ports
MCLR
T0CKI
OSC1
IIL -1.0
-5.0
-3.0
-3.0
0.5
0.5
0.5
0.5
+1.0
+5.0
+3.0
+3.0
µA
µA
µA
µA
µA
For VDD 5.5V
VSS VPIN VDD,
Pin at hi-impedance
VPIN = VSS +0.25V(2)
VPIN = VDD(2)
VSS VPIN VDD
VSS VPIN VDD,
XT, HS and LP options
Output Low Voltage
I/O ports
OSC2/CLKOUT
VOL
0.6
0.6 V
VIOL = 8.7 mA, VDD = 4.5V
IOL = 1.6 mA, VDD = 4.5V,
RC option only
Output High Voltage
I/O ports(3)
OSC2/CLKOUT
VOH VDD-0.7
VDD-0.7
V
VIOH = -5.4 mA, VDD = 4.5V
IOH = -1.0 mA, VDD = 4.5V,
RC option only
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified
levels represent normal operating conditions. Higher leakage current may be measured at different input
voltage.
3: Negative current is defined as coming out of the pin.
4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X
be driven with external clock in RC mode.
5: The user may use the better of the two specifications.
PIC16C5X PIC16C58A
DS30453B-page 138 Preliminary 1998 Microchip Technology Inc.
16.6 Timing Parameter Symbology and Load Conditions
The timing parameter symbols have been created following one of the following formats:
1. TppS2ppS
2. TppS
TF Frequency T Time
Lowercase subscripts (pp) and their meanings:
pp
2 to mc MCLR
ck CLKOUT osc oscillator
cy cycle time os OSC1
drt device reset timer t0 T0CKI
io I/O port wdt watchdog timer
Uppercase letters and their meanings:
SF Fall P Period
H High R Rise
I Invalid (Hi-impedance) V Valid
L Low Z Hi-impedance
FIGURE 16-1: LOAD CONDITIONS - PIC16C58A
CL
VSS
Pin CL = 50 pF for all pins except OSC2
15 pF for OSC2 in XT, HS or LP
options when external clock
is used to drive OSC1
1998 Microchip Technology Inc. Preliminary DS30453B-page 139
PIC16C58A PIC16C5X
16.7 Timing Diagrams and Specifications
FIGURE 16-2: EXTERNAL CLOCK TIMING - PIC16C58A
TABLE 16-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C58A
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–20°C TA +85°C (industrial - PIC16LV58A)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 16.1, Section 16.2 and Section 16.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
FOSC External CLKIN Frequency(2) DC 4.0 MHz XT osc mode
DC 2.0 MHz XT osc mode (PIC16LV58A)
DC 4.0 MHz HS osc mode (04)
DC 10 MHz HS osc mode (10)
DC 20 MHz HS osc mode (20)
DC 200 kHz LP osc mode
Oscillator Frequency(2) DC 4.0 MHz RC osc mode
DC 2.0 MHz RC osc mode (PIC16LV58A)
0.1 4.0 MHz XT osc mode
0.1 2.0 MHz XT osc mode (PIC16LV58A)
4.0 4.0 MHz HS osc mode (04)
4.0 10 MHz HS osc mode (10)
4.0 20 MHz HS osc mode (20)
5.0 200 kHz LP osc mode
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are f or design guidance only
and are not tested.
2: All specified values are based on characterization data for that particular oscillator type under standard operating
conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation
and/or higher than expected current consumption.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
3: Instruction cycle period (TCY) equals four times the input oscillator time base period.
OSC1
CLKOUT
Q4 Q1 Q2 Q3 Q4 Q1
133
44
2
PIC16C5X PIC16C58A
DS30453B-page 140 Preliminary 1998 Microchip Technology Inc.
1TOSC External CLKIN Period(2) 250 ns XT osc mode
500 ns XT osc mode (PIC16LV58A)
250 ns HS osc mode (04)
100 ns HS osc mode (10)
50 ns HS osc mode (20)
5.0 µs LP osc mode
Oscillator Period(2) 250 ns RC osc mode
500 ns RC osc mode (PIC16LV58A)
250 10,000 ns XT osc mode
500 ns XT osc mode (PIC16LV58A)
250 250 ns HS osc mode (04)
100 250 ns HS osc mode (10)
50 250 ns HS osc mode (20)
5.0 200 µs LP osc mode
2TCY Instruction Cycle Time(3) 4/FOSC ——
3 TosL, TosH Clock in (OSC1) Low or High Time 50* ns XT oscillator
20* ns HS oscillator
2.0* µs LP oscillator
4 TosR, TosF Clock in (OSC1) Rise or Fall Time 25* ns XT oscillator
25* ns HS oscillator
50* ns LP oscillator
TABLE 16-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C58A (CON’T)
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–20°C TA +85°C (industrial - PIC16LV58A)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 16.1, Section 16.2 and Section 16.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are f or design guidance only
and are not tested.
2: All specified values are based on characterization data for that particular oscillator type under standard operating
conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation
and/or higher than expected current consumption.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
3: Instruction cycle period (TCY) equals four times the input oscillator time base period.
1998 Microchip Technology Inc. Preliminary DS30453B-page 141
PIC16C58A PIC16C5X
FIGURE 16-3: CLKOUT AND I/O TIMING - PIC16C58A
TABLE 16-3: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C58A
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–20°C TA +85°C (industrial - PIC16LV58A)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 16.1, Section 16.2 and
Section 16.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units
10 TosH2ckL OSC1 to CLKOUT(2) 15 30** ns
11 TosH2ckH OSC1 to CLKOUT(2) 15 30** ns
12 TckR CLKOUT rise time(2) 5 15** ns
13 TckF CLKOUT fall time(2) 5 15** ns
14 TckL2ioV CLKOUT to Port out valid(2) 40** ns
15 TioV2ckH Port in valid before CLKOUT(2) 0.25 TCY+30* ns
16 TckH2ioI Port in hold after CLKOUT(2) 0* ns
17 TosH2ioV OSC1 (Q1 cycle) to Port out valid(3) 100* ns
18 TosH2ioI OSC1 (Q2 cycle) to Port input invalid
(I/O in hold time) TBD ns
19 TioV2osH Port input valid to OSC1
(I/O in setup time) TBD ns
20 TioR Port output rise time(3) 10 25** ns
21 TioF Port output fall time(3) 10 25** ns
* These parameters are characterized but not tested.
** These parameters are design targets and are not tested. No characterization data available at this time.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25˚C unless otherwise stated. These parameters are for design guidance
only and are not tested.
2: Measurements are taken in RC Mode where CLKOUT output is 4 x TOSC.
3: See Figure 16-1 for loading conditions.
OSC1
CLKOUT
I/O Pin
(input)
I/O Pin
(output)
Q4 Q1 Q2 Q3
10
13 14
17
20, 21
18
15
11
12 16
Old V alue New Value
Note: Refer to Figure 16-1 for load conditions.
19
PIC16C5X PIC16C58A
DS30453B-page 142 Preliminary 1998 Microchip Technology Inc.
FIGURE 16-4: RESET, WATCHDOG TIMER, AND
DEVICE RESET TIMER TIMING - PIC16C58A
TABLE 16-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C58A
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–20°C TA +85°C (industrial - PIC16LV58A)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 16.1, Section 16.2 and Section 16.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
30 TmcL MCLR Pulse Width (low) 100*
1µs
ns
VDD = 5.0V
VDD = 5.0V (PIC16LV58A only)
31 Twdt Watchdog Timer Time-out
Period (No Prescaler) 9.0* 18* 30* ms VDD = 5.0V (Commercial)
32 TDRT Device Reset Timer Period 9.0* 18* 30* ms VDD = 5.0V (Commercial)
34 TioZ I/O Hi-impedance from MCLR
Low
100*
1µsns
(PIC16LV58A only)
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are f or design
guidance only and are not tested.
VDD
MCLR
Internal
POR
DRT
Time-out
Internal
RESET
Watchdog
Timer
RESET
32
31
34
I/O pin
32 32
34
(Note 1)
Note 1: I/O pins must be taken out of hi-impedance mode by enabling the output drivers in software.
30
1998 Microchip Technology Inc. Preliminary DS30453B-page 143
PIC16C58A PIC16C5X
FIGURE 16-5: TIMER0 CLOCK TIMINGS - PIC16C58A
TABLE 16-5: TIMER0 CLOCK REQUIREMENTS - PIC16C58A
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–20°C TA +85°C (industrial - PIC16LV58A)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 16.1, Section 16.2 and
Section 16.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
40 Tt0H T0CKI High Pulse Width - No Prescaler 0.5 TCY + 20* ns
- With Prescaler 10* ns
41 Tt0L T0CKI Low Pulse Width - No Prescaler 0.5 TCY + 20* ns
- With Prescaler 10* ns
42 Tt0P T0CKI Period 20 or TCY + 40*
N ns Whichever is greater.
N = Prescale Value
(1, 2, 4,..., 256)
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are f or design guidance only
and are not tested.
T0CKI
40 41
42
PIC16C5X PIC16C58A
DS30453B-page 144 Preliminary 1998 Microchip Technology Inc.
NOTES:
1998 Microchip Technology Inc. Preliminary DS30453B-page 145
PIC16CR58A PIC16C5X
17.0 ELECTRICAL CHARACTERISTICS - PIC16CR58A
Absolute Maximum Ratings†
Ambient Temperature under bias...........................................................................................................–55°C to +125°C
Storage Temperature..............................................................................................................................–65°C to +150°C
Voltage on VDD with respect to VSS ..................................................................................................................0 to +7.5V
Voltage on MCLR with respect to VSS................................................................................................................0 to +14V
Voltage on all other pins with respect to VSS ................................................................................. –0.6V to (VDD + 0.6V)
Total Power Dissipation(1) ....................................................................................................................................800 mW
Max. Current out of VSS pin...................................................................................................................................150 mA
Max. Current into VDD pin......................................................................................................................................100 mA
Max. Current into an input pin (T0CKI only).....................................................................................................................±500 µA
Input Clamp Current, IIK (VI < 0 or VI > VDD)....................................................................................................................±20 mA
Output Clamp Current, IOK (VO < 0 or VO> VDD)..............................................................................................................±20 mA
Max. Output Current sunk by any I/O pin................................................................................................................25 mA
Max. Output Current sourced by any I/O pin...........................................................................................................20 mA
Max. Output Current sourced by a single I/O port (PORTA or B)............................................................................50 mA
Max. Output Current sunk by a single I/O port (PORTA or B).................................................................................50 mA
Note 1: Power Dissipation is calculated as follows: PDIS = VDD x {IDD - IOH} + {(VDD-VOH) x IOH} + (VOL x IOL)
NOTICE: Stresses above those listed under "Maximum Ratings" may cause per manent damage to the device.
This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for
extended periods may affect device reliability.
PIC16C5X PIC16CR58A
DS30453B-page 146 Preliminary 1998 Microchip Technology Inc.
TABLE 17-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)
OSC PIC16CR58A-04 PIC16CR58A-10 PIC16CR58A-20 PIC16LCR58A-04
RC VDD: 3.0V to 6.25V
IDD: 2.5 mA max at 5.5V
IPD: 4.0 µA max at 3.0V,
WDT dis
Freq: 4.0 MHz max
N/A N/A N/A
XT VDD: 3.0V to 6.25V
IDD: 2.5 mA max at 5.5V
IPD: 4.0 µA max at 3.0V,
WDT dis
Freq: 4.0 MHz max
N/A N/A N/A
HS
N/A
VDD: 4.5V to 5.5V
IDD: 8.0 mA max at 5.5V
IPD: 4.0 µA max at 3.0V,
WDT dis
Freq: 10 MHz max
VDD: 4.5V to 5.5V
IDD: 17 mA max at 5.5V
IPD: 4.0 µA max at 3.0V,
WDT dis
Freq: 20 MHz max
N/A
LP
N/A N/A N/A
VDD: 2.5V to 6.25V
IDD: 28 µA max at 32 kHz,
2.5V
IPD: 4.0 µA max at 2.5V,
WDT dis
Freq: 200 kHz max
The shaded sections indicate oscillator selections which should work by design, b ut are not tested. It is recommended
that the user select the device type from information in unshaded sections.
1998 Microchip Technology Inc. Preliminary DS30453B-page 147
PIC16CR58A PIC16C5X
17.1 DC Characteristics: PIC16CR58A-04, 10, 20 (Commercial)
PIC16CR58A-04I, 10I, 20I (Industrial)
DC Characteristics
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
RC and XT options
HS option
VDD 3.0
4.5
6.25
5.5 V
V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD Start Voltage to ensure
Power-on Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD Rise Rate to ensure
Power-on Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
RC(4) and XT options
HS option
IDD
1.9
2.5
4.7
2.5
8.0
17
mA
mA
mA
FOSC = 4.0 MHz, VDD = 5.5V
FOSC = 10 MHz, VDD = 5.5V
FOSC = 20 MHz, VDD = 5.5V
Power-Down Current(5)
Commercial
Industrial
IPD
4.0
0.25
4.0
0.25
12
4.0
14
5.0
µA
µA
µA
µA
VDD = 3.0V, WDT enabled
VDD = 3.0V, WDT disabled
VDD = 3.0V, WDT enabled
VDD = 3.0V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
PIC16C5X PIC16CR58A
DS30453B-page 148 Preliminary 1998 Microchip Technology Inc.
17.2 DC Characteristics: PIC16CR58A-04E, 10E, 20E (Extended)
DC Characteristics
Power Supply Pins Standard Operating Conditions (unless otherwise specified)
Operating Temperature –40°C TA +125°C (extended)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
RC and XT options
HS options
VDD 3.25
4.5
6.0
5.5 V
V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD Start Voltage to ensure
Power-on Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD Rise Rate to ensure
Power-on Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
RC(4) and XT options
HS option
IDD
1.9
4.8
9.0
3.3
10
20
mA
mA
mA
FOSC = 4.0 MHz, VDD = 5.5V
FOSC = 10 MHz, VDD = 5.5V
FOSC = 20 MHz, VDD = 5.5V
Power-Down Current(5) IPD
5.0
0.8 22
18 µA
µAVDD = 3.25V, WDT enabled
VDD = 3.25V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C. This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
1998 Microchip Technology Inc. Preliminary DS30453B-page 149
PIC16CR58A PIC16C5X
17.3 DC Characteristics: PIC16LCR58A-04 (Commercial)
PIC16LCR58A-04I (Industrial)
DC Characteristics
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage VDD 2.5 6.25 V LP option
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD Start Voltage to ensure
Power-on Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD Rise Rate to ensure
Power-on Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
Commercial
Industrial
IDD
12
15
28
37
µA
µA
FOSC = 32 kHz, VDD = 2.5V,
WDT disabled
FOSC = 32 kHz, VDD = 2.5V,
WDT disabled
Power-Down Current(5)
Commercial
Industrial
IPD
3.5
0.2
3.5
0.2
12
4.0
14
5.0
µA
µA
µA
µA
VDD = 2.5V, WDT enabled
VDD = 2.5V, WDT disabled
VDD = 2.5V, WDT enabled
VDD = 2.5V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
PIC16C5X PIC16CR58A
DS30453B-page 150 Preliminary 1998 Microchip Technology Inc.
17.4 DC Characteristics: PIC16CR58A-04, 10, 20, PIC16LCR58A-04 (Commercial)
PIC16CR58A-04I, 10I, 20I, PIC16LCR58A-04I (Industrial)
DC Characteristics
All Pins Except
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Operating Voltage VDD range is described in Section 17.1 and Section 17.3.
Characteristic Sym Min Typ(1) Max Units Conditions
Input Low Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIL VSS
VSS
VSS
VSS
VSS
0.2 VDD
0.15 VDD
0.15 VDD
0.15 VDD
0.3 VDD
V
V
V
V
V
Pin at hi-impedance
RC option only(4)
XT, HS and LP options
Input High Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIH 0.45 VDD
2.0
0.36 VDD
0.85 VDD
0.85 VDD
0.85 VDD
0.7 VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
V
V
V
V
V
V
V
For all VDD(5)
4.0V < VDD 5.5V(5)
VDD > 5.5V
RC option only(4)
XT, HS and LP options
Hysteresis of Schmitt
Trigger inputs VHYS 0.15VDD*— V
Input Leakage Current(3)
I/O ports
MCLR
T0CKI
OSC1
IIL –1.0
–5.0
–3.0
–3.0
0.5
0.5
0.5
+1.0
+5.0
+3.0
+3.0
µA
µA
µA
µA
µA
For VDD 5.5V
VSS VPIN VDD,
Pin at hi-impedance
VPIN = VSS + 0.25V(2)
VPIN = VDD(2)
VSS VPIN VDD
VSS VPIN VDD,
XT, HS and LP options
Output Low Voltage
I/O ports
OSC2/CLKOUT
VOL
0.6
0.6 V
VIOL = 8.7 mA, VDD = 4.5V
IOL = 1.6 mA, VDD = 4.5V,
RC option only
Output High Voltage(3)
I/O ports
OSC2/CLKOUT
VOH VDD –0.7
VDD –0.7
V
VIOH = –5.4 mA, VDD = 4.5V
IOH = –1.0 mA, VDD = 4.5V,
RC option only
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified
levels represent normal operating conditions. Higher leakage current may be measured at different input
voltage.
3: Negative current is defined as coming out of the pin.
4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X
be driven with external clock in RC mode.
5: The user may use the better of the two specifications.
1998 Microchip Technology Inc. Preliminary DS30453B-page 151
PIC16CR58A PIC16C5X
17.5 DC Characteristics: PIC16CR58A-04E, 10E, 20E (Extended)
DC Characteristics
All Pins Except
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature –40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 17.2.
Characteristic Sym Min Typ(1) Max Units Conditions
Input Low Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIL VSS
VSS
VSS
VSS
VSS
0.2 VDD
0.15 VDD
0.15 VDD
0.15 VDD
0.3 VDD
V
V
V
V
V
Pin at hi-impedance
RC option only(4)
XT, HS and LP options
Input High Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIH 0.45 VDD
2.0
0.36 VDD
0.85 VDD
0.85 VDD
0.85 VDD
0.7 VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
V
V
V
V
V
V
V
For all VDD(5)
4.0V < VDD 5.5V(5)
VDD > 5.5V
RC option only(4)
XT, HS and LP options
Hysteresis of Schmitt
Trigger inputs VHYS 0.15VDD*— V
Input Leakage Current(3)
I/O ports
MCLR
T0CKI
OSC1
IIL –1.0
–5.0
–3.0
–3.0
0.5
0.5
0.5
+1.0
+5.0
+3.0
+3.0
µA
µA
µA
µA
µA
For VDD 5.5V
VSS VPIN VDD,
Pin at hi-impedance
VPIN = VSS + 0.25V(2)
VPIN = VDD(2)
VSS VPIN VDD
VSS VPIN VDD,
XT, HS and LP options
Output Low Voltage
I/O ports
OSC2/CLKOUT
VOL
0.6
0.6 V
VIOL = 8.7 mA, VDD = 4.5V
IOL = 1.6 mA, VDD = 4.5V,
RC option only
Output High Voltage(3)
I/O ports
OSC2/CLKOUT
VOH VDD –0.7
VDD –0.7
V
VIOH = –5.4 mA, VDD = 4.5V
IOH = –1.0 mA, VDD = 4.5V,
RC option only
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C. This data is for design guidance
only and is not tested.
2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified
levels represent normal operating conditions. Higher leakage current may be measured at different input
voltage.
3: Negative current is defined as coming out of the pin.
4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X
be driven with external clock in RC mode.
5: The user may use the better of the two specifications.
PIC16C5X PIC16CR58A
DS30453B-page 152 Preliminary 1998 Microchip Technology Inc.
17.6 Timing Parameter Symbology and Load Conditions
The timing parameter symbols have been created following one of the following formats:
1. TppS2ppS
2. TppS
T
F Frequency T Time
Lowercase subscripts (pp) and their meanings:
pp
2 to mc MCLR
ck CLKOUT osc oscillator
cy cycle time os OSC1
drt device reset timer t0 T0CKI
io I/O port wdt watchdog timer
Uppercase letters and their meanings:
S
F Fall P Period
H High R Rise
I Invalid (Hi-impedance) V Valid
L Low Z Hi-impedance
FIGURE 17-1: LOAD CONDITIONS - PIC16CR58A
CL
VSS
Pin CL = 50 pF for all pins except OSC2
15 pF for OSC2 in XT, HS or LP
options when external clock
is used to drive OSC1
1998 Microchip Technology Inc. Preliminary DS30453B-page 153
PIC16CR58A PIC16C5X
17.7 Timing Diagrams and Specifications
FIGURE 17-2: EXTERNAL CLOCK TIMING - PIC16CR58A
TABLE 17-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR58A
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 17.1, Section 17.2 and Section 17.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
FOSC External CLKIN Frequency(2) DC 4.0 MHz XT osc mode
DC 4.0 MHz HS osc mode (04)
DC 10 MHz HS osc mode (10)
DC 20 MHz HS osc mode (20)
DC 200 kHz LP osc mode
Oscillator Frequency(2) DC 4.0 MHz RC osc mode
0.1 4.0 MHz XT osc mode
4.0 4.0 MHz HS osc mode (04)
4.0 10 MHz HS osc mode (10)
4.0 20 MHz HS osc mode (20)
5.0 200 kHz LP osc mode
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are f or design guidance only
and are not tested.
2: All specified values are based on characterization data for that particular oscillator type under standard operating
conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation
and/or higher than expected current consumption.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
3: Instruction cycle period (TCY) equals four times the input oscillator time base period.
OSC1
CLKOUT
Q4 Q1 Q2 Q3 Q4 Q1
133
44
2
PIC16C5X PIC16CR58A
DS30453B-page 154 Preliminary 1998 Microchip Technology Inc.
1TOSC External CLKIN Period(2) 250 ns XT osc mode
250 ns HS osc mode (04)
100 ns HS osc mode (10)
50 ns HS osc mode (20)
5.0 µs LP osc mode
Oscillator Period(2) 250 ns RC osc mode
250 10,000 ns XT osc mode
250 250 ns HS osc mode (04)
100 250 ns HS osc mode (10)
50 250 ns HS osc mode (20)
5.0 200 µs LP osc mode
2TCY Instruction Cycle Time(3) 4/FOSC ——
3 TosL, TosH Clock in (OSC1) Low or High Time 85* ns XT oscillator
20* ns HS oscillator
2.0* µs LP oscillator
4 TosR, TosF Clock in (OSC1) Rise or Fall Time 25* ns XT oscillator
25* ns HS oscillator
50* ns LP oscillator
TABLE 17-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR58A (CON’T)
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 17.1, Section 17.2 and Section 17.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are f or design guidance only
and are not tested.
2: All specified values are based on characterization data for that particular oscillator type under standard operating
conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation
and/or higher than expected current consumption.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
3: Instruction cycle period (TCY) equals four times the input oscillator time base period.
1998 Microchip Technology Inc. Preliminary DS30453B-page 155
PIC16CR58A PIC16C5X
FIGURE 17-3: CLKOUT AND I/O TIMING - PIC16CR58A
TABLE 17-3: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16CR58A
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 17.1, Section 17.2 and
Section 17.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units
10 TosH2ckL OSC1 to CLKOUT(2) 15 30** ns
11 TosH2ckH OSC1 to CLKOUT(2) 15 30** ns
12 TckR CLKOUT rise time(2) 5.0 15** ns
13 TckF CLKOUT fall time(2) 5.0 15** ns
14 TckL2ioV CLKOUT to Port out valid(2) 40** ns
15 TioV2ckH Port in valid before CLKOUT(2) 0.25 TCY+30* ns
16 TckH2ioI Port in hold after CLKOUT(2) 0* ns
17 TosH2ioV OSC1 (Q1 cycle) to Port out valid(3) 100* ns
18 TosH2ioI OSC1 (Q2 cycle) to Port input invalid
(I/O in hold time) TBD ns
19 TioV2osH Port input valid to OSC1
(I/O in setup time) TBD ns
20 TioR Port output rise time(3) 10 25** ns
21 TioF Port output fall time(3) 10 25** ns
* These parameters are characterized but not tested.
** These parameters are design targets and are not tested. No characterization data available at this time.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
2: Measurements are taken in RC Mode where CLKOUT output is 4 x TOSC.
3: See Figure 17-1 for loading conditions.
OSC1
CLKOUT
I/O Pin
(input)
I/O Pin
(output)
Q4 Q1 Q2 Q3
10
14
17
20, 21
18
15
11
16
Old V alue New Value
Note: Refer to Figure 17-1 for load conditions.
19 12
13
PIC16C5X PIC16CR58A
DS30453B-page 156 Preliminary 1998 Microchip Technology Inc.
FIGURE 17-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16CR58A
TABLE 17-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16CR58A
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 17.1, Section 17.2 and Section 17.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
30 TmcL MCLR Pulse Width (low) 1.0* µsVDD = 5.0V
31 Twdt W atchdog Timer Time-out P eriod
(No Prescaler) 9.0* 18* 30* ms VDD = 5.0V (Commercial)
32 TDRT Device Reset Timer Period 9.0* 18* 30* ms VDD = 5.0V (Commercial)
34 TioZ I/O Hi-impedance from MCLR Low 1.0* µs
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are for design
guidance only and are not tested.
VDD
MCLR
Internal
POR
DRT
Time-out
Internal
RESET
Watchdog
Timer
RESET
32
31
34
I/O pin
32 32
34
(Note 1)
Note 1: I/O pins must be taken out of hi-impedance mode by enabling the output drivers in software.
30
1998 Microchip Technology Inc. Preliminary DS30453B-page 157
PIC16CR58A PIC16C5X
FIGURE 17-5: TIMER0 CLOCK TIMINGS - PIC16CR58A
TABLE 17-5: TIMER0 CLOCK REQUIREMENTS - PIC16CR58A
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 17.1, Section 17.2 and
Section 17.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
40 Tt0H T0CKI High Pulse Width - No Prescaler 0.5 TCY + 20* ns
- With Prescaler 10* ns
41 Tt0L T0CKI Low Pulse Width - No Prescaler 0.5 TCY + 20* ns
- With Prescaler 10* ns
42 Tt0P T0CKI Period 20 or TCY + 40*
N ns Whichever is greater.
N = Prescale Value
(1, 2, 4,..., 256)
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
T0CKI
40 41
42
PIC16C5X PIC16CR58A
DS30453B-page 158 Preliminary 1998 Microchip Technology Inc.
NOTES:
1998 Microchip Technology Inc. Preliminary DS30453B-page 159
PIC16C54A/CR57B/C58A/CR58A PIC16C5X
18.0 DC AND AC CHARACTERISTICS - PIC16C54A/CR57B/C58A/CR58A
The graphs and tab les provided in this section are for design guidance and are not tested. In some gr aphs or tables the
data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only
and devices will operate properly only within the specified range.
The data presented in this section is a statistical summary of data collected on units from different lots ov er a period of
time. “Typical” represents the mean of the distribution while “max” or “min” represents (mean + 3σ) and (mean – 3σ)
respectively, where σ is standard deviation.
FIGURE 18-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE
TABLE 18-1: RC OSCILLATOR FREQUENCIES
Cext Rext Average
Fosc @ 5 V, 25°C
20 pF 3.3 k 4.973 MHz ± 27%
5 k 3.82 MHz ± 21%
10 k 2.22 MHz ± 21%
100 k 262.15 kHz ± 31%
100 pF 3.3 k 1.63 MHz ± 13%
5 k 1.19 MHz ± 13%
10 k 684.64 kHz ± 18%
100 k 71.56 kHz ± 25%
300 pF 3.3 k 660 kHz ± 10%
5.0 k 484.1 kHz ± 14%
10 k 267.63 kHz ± 15%
160 k 29.44 kHz ± 19%
The frequencies are measured on DIP packages.
The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation
indicated is ±3 standard deviation from average value for VDD = 5 V.
FOSC
FOSC (25°C)
1.10
1.08
1.06
1.04
1.02
1.00
0.98
0.96
0.94
0.92
0.90
01020253040506070
T(°C)
Frequency normalized to +25°C
VDD = 5.5 V
VDD = 3.5 V
Rext 10 k
Cext = 100 pF
0.88
PIC16C5X PIC16C54A/CR57B/C58A/CR58A
DS30453B-page 160 Preliminary 1998 Microchip Technology Inc.
FIGURE 18-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 20 PF
FIGURE 18-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 100 PF
0.00
1.00
2.00
3.00
4.00
5.00
6.00
2.5 3 3.5 4 4.5 5 5.5 6
VDD(Volts)
Fosc(MHz)
R=3.3K
R=5.0K
R=10K
R=100K
Cext=20pF, T=25C
0.00
0.20
0.40
0.60
0.80
1.00
1.20
1.40
1.60
1.80
2.5 3 3.5 4 4.5 5 5.5 6
VDD(Volts)
Fosc(MHz)
R=3.3K
R=5.0K
R=10K
R=100K
Cext=100pF, T=25C
1998 Microchip Technology Inc. Preliminary DS30453B-page 161
PIC16C54A/CR57B/C58A/CR58A PIC16C5X
FIGURE 18-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 300 PF
FIGURE 18-5: TYPICAL IPD vs. VDD, WATCHDOG DISABLED (25°C)
0.00
100.00
200.00
300.00
400.00
500.00
600.00
700.00
2.5 3 3.5 4 4.5 5 5.5 6
VDD(Volts)
Fosc(KHz)
R=3.3K
R=5.0K
R=10K
R=100K
Cext=300pF, T=25C
0
0.5
1
1.5
2
2.5
2.5 3 3.5 4 4.5 5 5.5 6
VDD(Volts)
Ipd(nA)
Ipd(µA)
PIC16C5X PIC16C54A/CR57B/C58A/CR58A
DS30453B-page 162 Preliminary 1998 Microchip Technology Inc.
FIGURE 18-6: TYPICAL IPD vs. VDD, WATCHDOG ENABLED (25°C)
FIGURE 18-7: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs. VDD
0.00
5.00
10.00
15.00
20.00
25.00
2.5 3 3.5 4 4.5 5 5.5 6
VDD(Volts)
Ipd(uA)
2.00
1.80
1.60
1.40
1.20
1.00
2.5 3.0 3.5 4.0 4.5 5.0
VDD (Volts)
Min (–40°C to +85°C)
0.80
0.60 5.5 6.0
Max (–40°C to +85°C)
Typ (+25°C)
VTH (Volts)
1998 Microchip Technology Inc. Preliminary DS30453B-page 163
PIC16C54A/CR57B/C58A/CR58A PIC16C5X
FIGURE 18-8: VIH, VIL OF MCLR, T0CKI AND OSC1 (IN RC MODE) vs. VDD
FIGURE 18-9: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT
(IN XT, HS, AND LP MODES) vs. VDD
3.5
3.0
2.5
2.0
1.5
1.0
2.5 3.0 3.5 4.0 4.5 5.0
VDD (Volts)
0.5
0.0 5.5 6.0
VIH, VIL (Volts)
4.0
4.5
V
IH
min (–40°C to +85°C)
V
IH
max (–40°C to +85°C)
V
IH
typ +25°C
V
IL
min (–40°C to +85°C)
V
IL
max (–40°C to +85°C)
V
IH
typ +25°C
Note: These input pins have Schmitt Trigger input buffers.
2.4
2.2
2.0
1.8
1.6
1.4
2.5 3.0 3.5 4.0 4.5 5.0
VDD (Volts)
1.2
1.0 5.5 6.0
Typ (+25°C)
VTH (Volts)
2.6
2.8
3.0
3.2
3.4
Max (–40°C to +85°C)
Min (–40°C to +85°C)
PIC16C5X PIC16C54A/CR57B/C58A/CR58A
DS30453B-page 164 Preliminary 1998 Microchip Technology Inc.
FIGURE 18-10: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC MODE @ 20 PF, 25°C)
FIGURE 18-11: MAXIMUM IDD vs. FREQUENCY (WDT DIS, RC MODE @ 20 PF, –40°C TO +85°C)
(@p)
10
100
1000
10000
100000 1000000 10000000
Freq(Hz)
Idd(uA)
2.5V
3.0V
3.5V
4.0V 4.5V
5.0V 5.5V
6.0V
(@p)
10
100
1000
10000
100000 1000000 10000000
Freq(Hz)
Idd(uA)
2.5V
3.0V
`
5.0V
5.5V
6.0V
3.5V
.0V
.5V
1998 Microchip Technology Inc. Preliminary DS30453B-page 165
PIC16C54A/CR57B/C58A/CR58A PIC16C5X
FIGURE 18-12: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC MODE @ 100 PF, 25°C)
FIGURE 18-13: MAXIMUM IDD vs. FREQUENCY (WDT DIS, RC MODE @ 100 PF, –40°C TO +85°C)
(@p)
10
100
1000
10000
10000 100000 1000000 10000000
Freq(Hz)
Idd(uA)
2.5V
3.0V
3.5V
4.0V
4.5V
5.0V
5.5V
6.0V
10
100
1000
10000
10000 100000 1000000 10000000
Freq(Hz)
Idd(uA)
2.5V
3.0V
3.5V
4.0V
4.5V
5.0V
5.5V
6.0V
PIC16C5X PIC16C54A/CR57B/C58A/CR58A
DS30453B-page 166 Preliminary 1998 Microchip Technology Inc.
FIGURE 18-14: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC MODE @ 300 PF, 25°C)
FIGURE 18-15: MAXIMUM IDD vs. FREQUENCY (WDT DIS, RC MODE @ 300 PF, –40°C TO +85°C)
(@p)
10
100
1000
10000
10000 100000 1000000
Freq(Hz)
Idd(uA)
2.5V
3.0V
3.5V
4.0V
4.5V
5.0V
5.5V
6.0V
10
100
1000
10000
10000 100000 1000000
Freq(Hz)
Idd(uA)
2.5V
3.0V
3.5V
4.0V
4.5V
5.0V
5.5V
6.0V
1998 Microchip Technology Inc. Preliminary DS30453B-page 167
PIC16C54A/CR57B/C58A/CR58A PIC16C5X
FIGURE 18-16: WDT TIMER TIME-OUT
PERIOD vs. VDD
50
45
40
35
30
25
20
15
10
5234567
V
DD (Volts)
WDT period (ms)
Max +85°C
Max +70°C
Typ +25°C
MIn 0°C
MIn –40°C
TABLE 18-2: INPUT CAPACITANCE FOR
PIC16C54A/C58A
Pin Typical Capacitance (pF)
18L PDIP 18L SOIC
RA port 5.0 4.3
RB port 5.0 4.3
MCLR 17.0 17.0
OSC1 4.0 3.5
OSC2/CLKOUT 4.3 3.5
T0CKI 3.2 2.8
All capacitance values are typical at 25°C. A part-to-part
variation of ±25% (three standard deviations) should be
taken into account.
PIC16C5X PIC16C54A/CR57B/C58A/CR58A
DS30453B-page 168 Preliminary 1998 Microchip Technology Inc.
FIGURE 18-17: TRANSCONDUCTANCE (gm)
OF HS OSCILLATOR vs. VDD
9000
8000
7000
6000
5000
4000
3000
2000
100
0234567
V
DD (Volts)
gm (µA/V)
Min +85°C
Max –40°C
Typ +25°C
FIGURE 18-18: TRANSCONDUCTANCE (gm)
OF LP OSCILLATOR vs. VDD
FIGURE 18-19: TRANSCONDUCTANCE (gm)
OF XT OSCILLATOR vs. VDD
45
40
35
30
25
20
15
10
5
0234567
V
DD (Volts)
gm (µA/V)
Min +85°C
Max –40°C
Typ +25°C
2500
2000
1500
1000
500
0234567
V
DD (Volts)
gm (µA/V)
Min +85°C
Max –40°C
Typ +25°C
1998 Microchip Technology Inc. Preliminary DS30453B-page 169
PIC16C54A/CR57B/C58A/CR58A PIC16C5X
FIGURE 18-20: IOH vs. VOH, VDD = 3 V
FIGURE 18-21: IOH vs. VOH, VDD = 5 V
0
–5
–10
–15
–20
–250 0.5 1.0 1.5 2.0 2.5
VOH (Volts)
IOH (mA)
Min +85°C
3.0
Typ +25°C
Max –40°C
0
–10
–20
–30
–401.5 2.0 2.5 3.0 3.5 4.0
VOH (Volts)
IOH (mA)
Min +85°C
Max –40°C
4.5 5.0
Typ +25°C
FIGURE 18-22: IOL vs. VOL, VDD = 3 V
FIGURE 18-23: IOL vs. VOL, VDD = 5 V
45
40
35
30
25
20
15
10
5
0
0.0 0.5 1.0 1.5 2.0 2.5
VOL (Volts)
IOL (mA)
Min +85°C
Max –40°C
Typ +25°C
3.0
90
80
70
60
50
40
30
20
10
00.0 0.5 1.0 1.5 2.0 2.5
VOL (Volts)
IOL (mA)
Min +85°C
Max –40°C
Typ +25°C
3.0
PIC16C5X PIC16C54A/CR57B/C58A/CR58A
DS30453B-page 170 Preliminary 1998 Microchip Technology Inc.
NOTES:
1998 Microchip Technology Inc. Preliminary DS30453B-page 171
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B
19.0 ELECTRICAL CHARACTERISTICS -
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR
58B
Absolute Maximum Ratings
Ambient temperature under bias............................................................................................................–55°C to +125°C
Storage temperature............................................................................................................................. –65°C to +150°C
Voltage on VDD with respect to VSS ..................................................................................................................0 to +7.5V
Voltage on MCLR with respect to VSS................................................................................................................0 to +14V
Voltage on all other pins with respect to VSS ................................................................................. –0.6V to (VDD + 0.6V)
Total power dissipation(1) .....................................................................................................................................800 mW
Max. current out of VSS pin....................................................................................................................................150 mA
Max. current into VDD pin ......................................................................................................................................100 mA
Max. current into an input pin (T0CKI only)......................................................................................................................±500 µA
Input clamp current, IIK (VI < 0 or VI > VDD)....................................................................................................................±20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)..............................................................................................................±20 mA
Max. output current sunk by any I/O pin..................................................................................................................25 mA
Max. output current sourced by any I/O pin ............................................................................................................20 mA
Max. output current sourced by a single I/O Port A ................................................................................................50 mA
Max. output current sourced by a single I/O Port B ................................................................................................50 mA
Max. output current sunk by a single I/OPort A.......................................................................................................50 mA
Max. output current sunk by a single I/O Port B .....................................................................................................50 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - IOH} + {(VDD-VOH) x IOH} + (VOL x IOL)
NOTICE: Stresses above those listed under "Maximum Ratings" may cause per manent damage to the device.
This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for
extended periods may affect device reliability.
PIC16C5X
DS30453B-page 172 Preliminary 1998 Microchip Technology Inc.
TABLE 19-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)
OSC PIC16C5X-04 PIC16C5X-20 PIC16C5X/JW
RC
VDD: 3.0V to 5.5V
IDD: 2.4 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 4 MHz max.
VDD: 3.0V to 5.5V
IDD: 1.7 mA typ. at
5.5V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 4.0 MHz max.
VDD: 3.0V to 5.5V
IDD: 2.4 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 4.0 MHz max.
XT
VDD: 3.0V to 5.5V
IDD 2.4 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 4 MHz max.
VDD: 3.0V to 5.5V
IDD: 1.7 mA typ. at
5.5V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 4.0 MHz max.
VDD: 3.0V to 5.5V
IDD 2.4 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 4.0 MHz max.
HS N/A
VDD: 4.5V to 5.5V
IDD: 16 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 20 MHz max.
VDD: 4.5V to 5.5V
IDD: 16 mA max. at
5.5V
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 20 MHz max.
LP
VDD: 3.0V to 5.5V
IDD: 14 µA typ. at
32kHz, 3.0V
IPD: 0.25 µA typ. at
3.0V WDT dis
Freq: 200 kHz max.
N/A
VDD: 3.0V to 5.5V
IDD: 32 µA max. at
32kHz, 3.0V
WDT dis
IPD: 4.0 µA max. at
3.0V WDT dis
Freq: 200 kHz max.
The shaded sections indicate oscillator selections which should work by
design, but are not tested. It is recommended that the user select the
device type from information in unshaded sections.
1998 Microchip Technology Inc. Preliminary DS30453B-page 173
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B
19.1 DC Characteristics: PIC16C54B/C54C/C55A/C56A/C57C/C58B-04, 20 (Commercial)
PIC16CR54B/CR54C/CR56A/CR57C/CR58B-04, 20 (Commercial)
PIC16C54B/C54C/C55A/C56A/C57C/C58B-04I, 20I (Industrial)
PIC16CR54B/CR/54C/CR56A/CR57C/CR58B-04I, 20I (Industrial)
DC Characteristics
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
XT, RC and LP options
HS option
VDD 3.0
4.5
5.5
5.5 V
V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD start voltage to ensure
Power-On Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD rise rate to ensure
Power-On Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
XT and RC(4) options
HS option
LP option, Commercial
LP option, Industrial
IDD
1.8
4.5
14
17
2.4
16
32
40
mA
mA
µA
µA
FOSC = 4.0 MHz, VDD = 5.5V
FOSC = 20 MHz, VDD = 5.5V
FOSC = 32 kHz, VDD = 3.0V, WDT disabled
FOSC = 32 kHz, VDD = 3.0V, WDT disabled
Power Down Current(5)
Commercial
Industrial
IPD
4.0
0.25
4.0
0.25
12
4.0
14
5.0
µA
µA
µA
µA
VDD = 3.0V, WDT enabled
VDD = 3.0V, WDT disabled
VDD = 3.0V, WDT enabled
VDD = 3.0V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
PIC16C5X
DS30453B-page 174 Preliminary 1998 Microchip Technology Inc.
19.2 DC Characteristics: PIC16C54B/C54C/C55A/C56A/C57C/C58B-04E, 20E (Extended)
PIC16CR54B/CR54C/CR56A/CR57C/CR58B-04E, 20E (Extended)
DC Characteristics
Power Supply Pins Standard Operating Conditions (unless otherwise specified)
Operating Temperature –40°C TA +125°C (extended)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
XT and RC options
HS option
VDD 3.0
4.5
5.5
5.5 V
V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD start voltage to ensure
Power-On Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD rise rate to ensure
Power-On Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
XT and RC(4) options
HS option
IDD
1.8
9.0 3.3
20 mA
mA FOSC = 4.0 MHz, VDD = 5.5V
FOSC = 20 MHz, VDD = 5.5V
Power Down Current(5) IPD
0.3
4.5 18
22 µA
µAVDD = 3.5V, WDT disabled
VDD = 3.5V, WDT enabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
1998 Microchip Technology Inc. Preliminary DS30453B-page 175
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B
19.3 DC Characteristics: PIC16LC5X-04, PIC16LCR5X-04 (Commercial)
PIC16LC5X-04I, PIC16LCR5X-04I (Industrial)
DC Characteristics
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply V oltage
XT and RC options
LP options
VDD 3.0
2.5
5.5
5.5 V
V
RAM Data Retention Voltage(2) VDR 1.5* V Device in SLEEP mode
VDD start voltage to ensure
Power-On Reset VPOR —VSS V See Section 7.4 for details on
Power-on Reset
VDD rise rate to ensure
Power-On Reset SVDD 0.05* V/ms See Section 7.4 for details on
Power-on Reset
Supply Current(3)
XT and RC(4) options
LP option, Commercial
LP option, Industrial
IDD
0.5
11
14
2.4
27
35
mA
µA
µA
FOSC = 4.0 MHz, VDD = 5.5V
FOSC = 32 kHz, VDD = 2.5V WDT disabled
FOSC = 32 kHz, VDD = 2.5V WDT disabled
Power Down Current(5)
Commercial
Industrial
IPD
2.5
0.25
2.5
0.25
10
2.0
12
3.0
µA
µA
µA
µA
VDD = 2.5V, WDT enabled
VDD = 2.5V, WDT disabled
VDD = 2.5V, WDT enabled
VDD = 2.5V, WDT disabled
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is f or design guidance
only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in k.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
PIC16C5X
DS30453B-page 176 Preliminary 1998 Microchip Technology Inc.
19.4 DC Characteristics: PIC16C54B/C54C/C55A/C56A/C57C/C58B-04, 20, PIC16LCR5X-04 (Commercial)
PIC16CR54B/CR54C/CR56A/CR57C/CR58B-04, 20 (Commercial)
PIC16CR5X-04I, 20I (Commercial)
PIC16C54B/C54C/C55A/C56A/C57C/C58B-04I, 20I, PIC16LC5X-04I (Industrial)
PIC16C54B/C54C/C55A/C56A/C57C/C58B-04E, 20E (Extended)
DC Characteristics
All Pins Except
Power Supply Pins
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 19.1, Section 19.2 and
Section 19.3.
Characteristic Sym Min Typ(1) Max Units Conditions
Input Low Voltage
I/O Ports
I/O Ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIL VSS
VSS
VSS
VSS
VSS
0.8 VDD
0.15 VDD
0.15 VDD
0.15 VDD
0.15 VDD
0.3 VDD
V
V
V
V
V
4.5V <VDD 5.5V
otherwise
RC option only(4)
XT, HS and LP options
Input High Voltage
I/O ports
MCLR (Schmitt Trigger)
T0CKI (Schmitt Trigger)
OSC1 (Schmitt Trigger)
OSC1
VIH 2.0
0.25 VDD+0.8V
0.85 VDD
0.85 VDD
0.85 VDD
0.7 VDD
VDD
VDD
VDD
VDD
VDD
VDD
V
V
V
V
V
V
4.5V < VDD 5.5V(5)
otherwise
RC option only(4)
XT, HS and LP options
Hysteresis of Schmitt
Trigger inputs VHYS 0.15VDD*— V
Input Leakage Current(3)
I/O ports
MCLR
T0CKI
OSC1
IIL -1.0
-5.0
-3.0
-3.0
0.5
0.5
0.5
0.5
+1.0
+5.0
+3.0
+3.0
µA
µA
µA
µA
µA
For VDD 5.5V
VSS VPIN VDD,
Pin at hi-impedance
VPIN = VSS +0.25V(2)
VPIN = VDD(2)
VSS VPIN VDD
VSS VPIN VDD,
XT, HS and LP options
Output Low Voltage
I/O ports
OSC2/CLKOUT
VOL
0.6
0.6 V
VIOL = 8.7 mA, VDD = 4.5V
IOL = 1.6 mA, VDD = 4.5V,
RC option only
Output High Voltage
I/O ports(3)
OSC2/CLKOUT
VOH VDD-0.7
VDD-0.7
V
VIOH = -5.4 mA, VDD = 4.5V
IOH = -1.0 mA, VDD = 4.5V,
RC option only
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C . This data is for design guidance
only and is not tested.
2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified lev-
els represent normal operating conditions. Higher leakage current may be measured at different input voltage.
3: Negative current is defined as coming out of the pin.
4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be
driven with external clock in RC mode.
1998 Microchip Technology Inc. Preliminary DS30453B-page 177
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B
19.5 Timing Parameter Symbology and Load Conditions
The timing parameter symbols have been created following one of the following formats:
1. TppS2ppS
2. TppS
TF Frequency T Time
Lowercase subscripts (pp) and their meanings:
pp
2 to mc MCLR
ck CLKOUT osc oscillator
cy cycle time os OSC1
drt device reset timer t0 T0CKI
io I/O port wdt watchdog timer
Uppercase letters and their meanings:
SF Fall P Period
H High R Rise
I Invalid (Hi-impedance) V Valid
L Low Z Hi-impedance
FIGURE 19-1: LOAD CONDITIONS -
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B,
PIC16CR5X
CL
VSS
Pin CL = 50 pF for all pins except OSC2
15 pF for OSC2 in XT, HS or LP
options when external clock
is used to drive OSC1
PIC16C5X
DS30453B-page 178 Preliminary 1998 Microchip Technology Inc.
19.6 Timing Diagrams and Specifications
FIGURE 19-2: EXTERNAL CLOCK TIMING - PIC16C5X, PIC16CR5X
TABLE 19-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C5X, PIC16CR5X
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 19.1, Section 19.2 and Section 19.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
FOSC External CLKIN Frequency(2) DC 4.0 MHz XT osc mode
DC 4.0 MHz HS osc mode (04)
DC 20 MHz HS osc mode (20)
DC 200 kHz LP osc mode
Oscillator Frequency(2) DC 4.0 MHz RC osc mode
0.455 4.0 MHz XT osc mode
4 4.0 MHz HS osc mode (04)
4 20 MHz HS osc mode (20)
5 200 kHz LP osc mode
1TOSC External CLKIN Period(2) 250 ns XT osc mode
250 ns HS osc mode (04)
50 ns HS osc mode (20)
5.0 µs LP osc mode
Oscillator Period(2) 250 ns RC osc mode
250 2,200 ns XT osc mode
250 250 ns HS osc mode (04)
50 250 ns HS osc mode (20)
5.0 200 µs LP osc mode
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
2: All specified values are based on characterization data for that particular oscillator type under standard operating condi-
tions with the device executing code. Exceeding these specified limits may result in an unstable oscillator oper ation and/or
higher than expected current consumption.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
3: Instruction cycle period (TCY) equals four times the input oscillator time base period.
OSC1
CLKOUT
Q4 Q1 Q2 Q3 Q4 Q1
133
44
2
1998 Microchip Technology Inc. Preliminary DS30453B-page 179
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B
2TCY Instruction Cycle Time(3) 4/FOSC ——
3 TosL, TosH Clock in (OSC1) Low or High Time 50* ns XT oscillator
20* ns HS oscillator
2.0* µs LP oscillator
4 TosR, TosF Clock in (OSC1) Rise or Fall Time 25* ns XT oscillator
25* ns HS oscillator
50* ns LP oscillator
TABLE 19-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C5X, PIC16CR5X (CON’T)
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 19.1, Section 19.2 and Section 19.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
2: All specified values are based on characterization data for that particular oscillator type under standard operating condi-
tions with the device executing code. Exceeding these specified limits may result in an unstable oscillator oper ation and/or
higher than expected current consumption.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
3: Instruction cycle period (TCY) equals four times the input oscillator time base period.
PIC16C5X
DS30453B-page 180 Preliminary 1998 Microchip Technology Inc.
FIGURE 19-3: CLKOUT AND I/O TIMING - PIC16C5X, PIC16CR5X
TABLE 19-3: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C5X, PIC16CR5X
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 19.1, Section 19.2 and
Section 19.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units
10 TosH2ckL OSC1 to CLKOUT(2) 15 30** ns
11 TosH2ckH OSC1 to CLKOUT(2) 15 30** ns
12 TckR CLKOUT rise time(2) 5.0 15** ns
13 TckF CLKOUT fall time(2) 5.0 15** ns
14 TckL2ioV CLKOUT to Port out valid(2) 40** ns
15 TioV2ckH Port in valid before CLKOUT(2) 0.25 TCY+30* ns
16 TckH2ioI Port in hold after CLKOUT(2) 0* ns
17 TosH2ioV OSC1 (Q1 cycle) to Port out valid(3) 100* ns
18 TosH2ioI OSC1 (Q2 cycle) to Port input invalid
(I/O in hold time) TBD ns
19 TioV2osH Port input valid to OSC1
(I/O in setup time) TBD ns
20 TioR Port output rise time(3) 10 25** ns
21 TioF Port output fall time(3) 10 25** ns
* These parameters are characterized but not tested.
** These parameters are design targets and are not tested. No characterization data available at this time.
Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
2: Measurements are taken in RC Mode where CLKOUT output is 4 x TOSC.
3: See Figure 19-1 for loading conditions.
OSC1
CLKOUT
I/O Pin
(input)
I/O Pin
(output)
Q4 Q1 Q2 Q3
10
13 14
17
20, 21
18
15
11
12 16
Old V alue New Value
Note: Refer to Figure 19-1 for load conditions.
19
1998 Microchip Technology Inc. Preliminary DS30453B-page 181
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B
FIGURE 19-4: RESET, WATCHDOG TIMER, AND
DEVICE RESET TIMER TIMING - PIC16C5X, PIC16CR5X
TABLE 19-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C5X, PIC16CR5X
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 19.1, Section 19.2 and Section 19.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
30 TmcL MCLR Pulse Width (low) 1000* ns VDD = 5.0V
31 Twdt W atchdog Timer Time-out P eriod
(No Prescaler) 9.0* 18* 30* ms VDD = 5.0V (Commercial)
32 TDRT Device Reset Timer Period 9.0* 18* 30* ms VDD = 5.0V (Commercial)
34 TioZ I/O Hi-impedance from MCLR Low 100* 300* 1000* ns
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design
guidance only and are not tested.
VDD
MCLR
Internal
POR
DRT
Time-out
Internal
RESET
Watchdog
Timer
RESET
32
31
34
I/O pin
32 32
34
(Note 1)
Note 1: I/O pins must be taken out of hi-impedance mode by enabling the output drivers in software.
30
PIC16C5X
DS30453B-page 182 Preliminary 1998 Microchip Technology Inc.
FIGURE 19-5: TIMER0 CLOCK TIMINGS - PIC16C5X, PIC16CR5X
TABLE 19-5: TIMER0 CLOCK REQUIREMENTS - PIC16C5X, PIC16CR5X
AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C TA +70°C (commercial)
–40°C TA +85°C (industrial)
–40°C TA +125°C (extended)
Operating Voltage VDD range is described in Section 19.1, Section 19.2 and
Section 19.3.
Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
40 Tt0H T0CKI High Pulse Width - No Prescaler 0.5 TCY + 20* ns
- With Prescaler 10* ns
41 Tt0L T0CKI Low Pulse Width - No Prescaler 0.5 TCY + 20* ns
- With Prescaler 10* ns
42 Tt0P T0CKI Period 20 or TCY + 40*
N ns Whichever is greater.
N = Prescale Value
(1, 2, 4,..., 256)
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
T0CKI
40 41
42
1998 Microchip Technology Inc. Preliminary DS30453B-page 183
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58
20.0 DC AND AC CHARACTERISTICS -
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C
/CR57C/C58B/CR58B
The graphs and tab les provided in this section are for design guidance and are not tested. In some gr aphs or tables the
data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only
and devices will operate properly only within the specified range.
The data presented in this section is a statistical summary of data collected on units from different lots ov er a period of
time. “Typical” represents the mean of the distribution while “max” or “min” represents (mean + 3σ) and (mean – 3σ)
respectively, where σ is standard deviation.
FIGURE 20-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE
FOSC
FOSC (25°C)
1.10
1.08
1.06
1.04
1.02
1.00
0.98
0.96
0.94
0.92
0.90
01020253040506070
T(°C)
Frequency normalized to +25°C
VDD = 5.5 V
VDD = 3.5 V
Rext 10 k
Cext = 100 pF
0.88
PIC16C5X
DS30453B-page 184 Preliminary 1998 Microchip Technology Inc.
TABLE 20-1: RC OSCILLATOR FREQUENCIES
Cext Rext Average
Fosc @ 5 V, 25°C
20 pF 3.3 k 4.973 MHz ± 27%
5 k 3.82 MHz ± 21%
10 k 2.22 MHz ± 21%
100 k 262.15 kHz ± 31%
100 pF 3.3 k 1.63 MHz ± 13%
5 k 1.19 MHz ± 13%
10 k 684.64 kHz ± 18%
100 k 71.56 kHz ± 25%
300 pF 3.3 k 660 kHz ± 10%
5.0 k 484.1 kHz ± 14%
10 k 267.63 kHz ± 15%
160 k 29.44 kHz ± 19%
The frequencies are measured on DIP packages.
The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation
indicated is ±3 standard deviation from average value for VDD = 5 V.
1998 Microchip Technology Inc. Preliminary DS30453B-page 185
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58
FIGURE 20-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 20 PF
FIGURE 20-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 100 PF
0.00
1.00
2.00
3.00
4.00
5.00
6.00
2.5 3 3.5 4 4.5 5 5.5 6
VDD(Volts)
Fosc(MHz)
R=3.3K
R=5.0K
R=10K
R=100K
Cext=20pF, T=25C
0.00
0.20
0.40
0.60
0.80
1.00
1.20
1.40
1.60
1.80
2.5 3 3.5 4 4.5 5 5.5 6
VDD(Volts)
Fosc(MHz)
R=3.3K
R=5.0K
R=10K
R=100K
Cext=100pF, T=25C
PIC16C5X
DS30453B-page 186 Preliminary 1998 Microchip Technology Inc.
FIGURE 20-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 300 PF
FIGURE 20-5: TYPICAL IPD vs. VDD, WATCHDOG DISABLED (25°C)
0.00
100.00
200.00
300.00
400.00
500.00
600.00
700.00
2.5 3 3.5 4 4.5 5 5.5 6
VDD(Volts)
Fosc(KHz)
R=3.3K
R=5.0K
R=10K
R=100K
Cext=300pF, T=25C
0
0.5
1
1.5
2
2.5
2.5 3 3.5 4 4.5 5 5.5 6
VDD(Volts)
Ipd(nA)
Ipd(µA)
1998 Microchip Technology Inc. Preliminary DS30453B-page 187
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58
FIGURE 20-6: TYPICAL IPD vs. VDD, WATCHDOG ENABLED (25°C)
FIGURE 20-7: TYPICAL IPD vs. VDD, WATCHDOG ENABLED (40°C, 85°C)
VDD (Volts)
IPD (uA)
25
20
15
5
02.5 3 3.5 4.5 5.5
456
10
VDD (Volts)
IPD (uA)
35
25
15
5
02.5 3 3.5 4.5 5.5
456
10
30
20
(-40°C)
(+85°C)
PIC16C5X
DS30453B-page 188 Preliminary 1998 Microchip Technology Inc.
FIGURE 20-8: VTH (INPUT THRESHOLD TRIP POINT VOLTAGE) OF I/O PINS vs. VDD
FIGURE 20-9: VIH, VIL OF MCLR, T0CKI AND OSC1 (IN RC MODE) vs. VDD
FIGURE 20-10: VTH (INPUT THRESHOLD TRIP POINT VOLTAGE) OF OSC1 INPUT
(IN XT, HS, AND LP MODES) vs. VDD
2.00
1.80
1.60
1.40
1.20
1.00
2.5 3.0 3.5 4.0 4.5 5.0
VDD (Volts)
0.80
0.60 5.5 6.0
Typ (+25°C)
VTH (Volts)
3.5
3.0
2.5
2.0
1.5
1.0
2.5 3.0 3.5 4.0 4.5 5.0
VDD (Volts)
0.5
0.0 5.5 6.0
VIH, VIL (Volts)
4.0
4.5
V
IH
min (–40°C to +85°C)
V
IH
max (–40°C to +85°C)
V
IH
typ +25°C
V
IL
min (–40°C to +85°C)
V
IL
max (–40°C to +85°C)
V
IL
typ +25°C
Note: These input pins have Schmitt Trigger input buffers.
2.4
2.2
2.0
1.8
1.6
1.4
2.5 3.0 3.5 4.0 4.5 5.0
VDD (Volts)
1.2
1.0 5.5 6.0
Typ (+25°C)
VTH (Volts)
2.6
2.8
3.0
3.2
3.4
1998 Microchip Technology Inc. Preliminary DS30453B-page 189
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58
FIGURE 20-11: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC MODE @ 20 PF, 25°C)
FIGURE 20-12: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC MODE @ 100 PF, 25°C)
10
100
1000
10000
100000 1000000 10000000
Freq(Hz)
Idd(uA)
2.5V
3.5V
4.5V
5.5V
10
100
1000
10000
10000 100000 1000000 10000000
Freq(Hz)
Idd(uA)
2.5V
3.5V
4.5V
5.5V
PIC16C5X
DS30453B-page 190 Preliminary 1998 Microchip Technology Inc.
FIGURE 20-13: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC MODE @ 300 PF, 25°C)
10
100
1000
10000
10000 100000 1000000
Freq(Hz)
Idd(uA)
2.5V
3.5V
4.5V
5.5V
1998 Microchip Technology Inc. Preliminary DS30453B-page 191
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58
FIGURE 20-14: WDT TIMER TIME-OUT
PERIOD vs. VDD
50
45
40
35
30
25
20
15
10
5234567
V
DD (Volts)
WDT period (ms)
Typ +125°C
Typ +85°C
Typ +25°C
Typ –40°C
TABLE 20-2: INPUT CAPACITANCE FOR
PIC16C54s/C56s/C58s
Pin Typical Capacitance (pF)
18L PDIP 18L SOIC
RA port 5.0 4.3
RB port 5.0 4.3
MCLR 17.0 17.0
OSC1 4.0 3.5
OSC2/CLKOUT 4.3 3.5
T0CKI 3.2 2.8
All capacitance values are typical at 25°C. A part-to-part
variation of ±25% (three standard deviations) should be
taken into account.
PIC16C5X
DS30453B-page 192 Preliminary 1998 Microchip Technology Inc.
FIGURE 20-15: IOH vs. VOH, VDD = 3 V
FIGURE 20-16: IOH vs. VOH, VDD = 5 V
0
–5
–10
–15
–20
–250 0.5 1.0 1.5 2.0 2.5
VOH (Volts)
IOH (mA)
Min +85°C
3.0
Typ +25°C
Max –40°C
0
–10
–20
–30
–401.5 2.0 2.5 3.0 3.5 4.0
VOH (Volts)
IOH (mA)
Typ –40°C
4.5 5.0
Typ +85°C
Typ +125°C
Typ +25°C
FIGURE 20-17: IOL vs. VOL, VDD = 3 V
FIGURE 20-18: IOL vs. VOL, VDD = 5 V
45
40
35
30
25
20
15
10
5
0
0.0 0.5 1.0 1.5 2.0 2.5
VOL (Volts)
IOL (mA)
Min +85°C
Max –40°C
Typ +25°C
3.0
90
80
70
60
50
40
30
20
10
00.0 0.5 1.0 1.5 2.0 2.5
VOL (Volts)
IOL (mA)
Min +85°C
Max –40°C
Typ +25°C
3.0
1998 Microchip Technology Inc. Preliminary DS30453B-page 193
PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58
NOTES:
PIC16C5X
DS30453B-page 194 Preliminary 1998 Microchip Technology Inc.
NOTES:
1998 Microchip Technology Inc. Preliminary DS30453B-page 195
PIC16C5X
21.0 PACKAGING INFORMATION
Package Type: K04-007 18-Lead Plastic Dual In-line (P) – 300 mil
* Controlling Parameter.
Dimension “B1” does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003”
(0.076 mm) per side or 0.006” (0.152 mm) more than dimension “B1.
Dimensions “D” and “E” do not include mold flash or protrusions. Mold flash or protrusions shall not
exceed 0.010” (0.254 mm) per side or 0.020” (0.508 mm) more than dimensions “D” or “E.
Units INCHES* MILLIMETERS
Dimension Limits MIN NOM MAX MIN NOM MAX
PCB Row Spacing 0.300 7.62
Number of Pins n 18 18
Pitch p 0.100 2.54
Lower Lead Width B 0.013 0.018 0.023 0.33 0.46 0.58
Upper Lead Width B10.055 0.060 0.065 1.40 1.52 1.65
Shoulder Radius R 0.000 0.005 0.010 0.00 0.13 0.25
Lead Thickness c 0.005 0.010 0.015 0.13 0.25 0.38
Top to Seating Plane A 0.110 0.155 0.155 2.79 3.94 3.94
Top of Lead to Seating Plane A1 0.075 0.095 0.115 1.91 2.41 2.92
Base to Seating Plane A2 0.000 0.020 0.020 0.00 0.51 0.51
Tip to Seating Plane L 0.125 0.130 0.135 3.18 3.30 3.43
Package Length D0.890 0.895 0.900 22.61 22.73 22.86
Molded Package Width E0.245 0.255 0.265 6.22 6.48 6.73
Radius to Radius Width E1 0.230 0.250 0.270 5.84 6.35 6.86
Overall Row Spacing eB 0.310 0.349 0.387 7.87 8.85 9.83
Mold Draft Angle Top α5 10 15 5 10 15
Mold Draft Angle Bottom β5 10 15 5 10 15
R
n
2
1
D
E
c
eB
β
E1
α
p
A1
L
B1
B
A
A2
PIC16C5X
DS30453B-page 196 Preliminary 1998 Microchip Technology Inc.
Package Type: K04-070 28-Lead Skinny Plastic Dual In-line (SP) – 300 mil
* Controlling Parameter.
Dimension “B1” does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003”
(0.076 mm) per side or 0.006” (0.152 mm) more than dimension “B1.
Dimensions “D” and “E” do not include mold flash or protrusions. Mold flash or protrusions shall not
exceed 0.010” (0.254 mm) per side or 0.020” (0.508 mm) more than dimensions “D” or “E.
0.320
0.270
0.280
1.345
0.125
0.015
0.070
0.140
0.008
0.000
0.040
0.016
Mold Draft Angle Bottom
Mold Draft Angle Top
Overall Row Spacing
Radius to Radius Width
Molded Package Width
Tip to Seating Plane
Base to Seating Plane
Top of Lead to Seating Plane
Top to Seating Plane
Upper Lead Width
Lower Lead Width
PCB Row Spacing
Package Length
Lead Thickness
Shoulder Radius
Number of Pins
Dimension Limits
Pitch
Units
E
β
eB
E1
α
A1
A2
L
D
A
c
R
n
B1
B
p
MIN MIN
0.2950.288
5
510
0.350
0.283
10 0.380
0.295
15
15
0.090
1.365
0.130
0.020
0.150
0.010
0.005
NOM
INCHES*
28
0.053
0.019
0.100
0.300
1.385
0.135
0.025
0.110
0.160
0.012
0.010
0.065
0.022
MAX
7.497.307.11
8.89
7.18
5
8.13
6.86
510
10 15
15
9.65
7.49
34.67
3.30
0.51
2.29
3.81
0.25
0.13
1.33
0.48
2.54
7.62
MILLIMETERS
1.78
34.16
3.18
0.38
3.56
0.20
0.00
1.02
0.41
NOM
2.79
35.18
3.43
0.64
4.06
0.30
0.25
MAX
28
1.65
0.56
n 1
2
R
D
E
c
eB
β
E1
α
p
L
A1
B
B1
A
A2
1998 Microchip Technology Inc. Preliminary DS30453B-page 197
PIC16C5X
Package Type: K04-079 28-Lead Plastic Dual In-line (P) – 600 mil
* Controlling Parameter.
Dimension “B1” does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003”
(0.076 mm) per side or 0.006” (0.152 mm) more than dimension “B1.
Dimensions “D” and “E” do not include mold flash or protrusions. Mold flash or protrusions shall not
exceed 0.010” (0.254 mm) per side or 0.020” (0.508 mm) more than dimensions “D” or “E.
0.640
0.567
0.505
1.380
0.115
0.015
0.081
0.160
0.008
0.000
0.040
0.014
MIN
Mold Draft Angle Bottom
Mold Draft Angle Top
Overall Row Spacing
Radius to Radius Width
Molded Package Width
Package Length
Tip to Seating Plane
Base to Seating Plane
Top of Lead to Seating Plane
Top to Seating Plane
Shoulder Radius
Upper Lead Width
Lower Lead Width
PCB Row Spacing
Dimension Limits
Lead Thickness
Number of Pins
Pitch
Units
D
β
α
eB
E1
E
A
A2
A1
L
c
R
B1
p
B
n
1.4651.395
10
10
5
50.660
0.577
0.550
0.680
0.587
0.555
15
15
28
0.173
0.125
0.023
0.101
0.012
0.005
0.050
INCHES*
0.600
0.016
0.100
NOM
0.135
0.030
0.121
0.185
0.015
0.010
0.060
0.018
MAX
37.2035.4335.05
16.76
14.66
13.97
5
5
16.26
14.40
12.80
10
10 15
15
17.27
14.91
14.10
3.18
0.57
2.55
4.38
0.29
0.13
1.27
0.41
2.54
15.24
NOM
MILLIMETERS
4.06
2.92
0.38
2.04
0.00
0.20
1.02
0.36
MIN
4.70
3.43
0.76
3.06
0.38
0.25
1.52
28
0.46
MAX
n 1
2
R
D
E
c
βeB
E1
α
p
L
A1
B
A2
A
B1
PIC16C5X
DS30453B-page 198 Preliminary 1998 Microchip Technology Inc.
Package Type: K04-051 18-Lead Plastic Small Outline (SO) – Wide, 300 mil
0.014
0.009
0.010
0.011
0.005
0.005
0.010
0.394
0.292
0.450
0.004
0.048
0.093
MIN
nNumber of Pins
Mold Draft Angle Bottom
Mold Draft Angle Top
Lower Lead Width
Chamfer Distance
Outside Dimension
Molded Package Width
Molded Package Length
Overall Pack. Height
Lead Thickness
Radius Centerline
Foot Angle
Foot Length
Gull Wing Radius
Shoulder Radius
Standoff
Shoulder Height
β
α
R2
R1
E1
A2
A1
X
φ
B
c
L1
L
E
D
A
Dimension Limits
Pitch
Units
p1818
0
012
12 15
15
4
0.020
0
0.017
0.011
0.015
0.016
0.005
0.005
0.407
0.296
0.456
0.008
0.058
0.099
0.029
0.019
0.012
0.020
0.021
0.010
0.010
8
0.419
0.299
0.462
0.011
0.068
0.104
0
012
12 15
15
0.42
0.27
0.38
0.41
0.13
0.13
0.50
10.33
7.51
11.58
0.19
1.47
2.50
0.25
0
0.36
0.23
0.25
0.28
0.13
0.13
10.01
7.42
11.43
0.10
1.22
2.36
0.74
48
0.48
0.30
0.51
0.53
0.25
0.25
10.64
7.59
11.73
0.28
1.73
2.64
INCHES*
0.050
NOM MAX 1.27
MILLIMETERS
MIN NOM MAX
n2
1
R2
R1
L1
L
β
c
φ
X
45°
D
p
B
E
E1
α
A1
A2
A
* Controlling Parameter.
Dimension “B” does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003”
(0.076 mm) per side or 0.006” (0.152 mm) more than dimension “B.
Dimensions “D” and “E” do not include mold flash or protrusions. Mold flash or protrusions shall not
exceed 0.010” (0.254 mm) per side or 0.020” (0.508 mm) more than dimensions “D” or “E.
1998 Microchip Technology Inc. Preliminary DS30453B-page 199
PIC16C5X
Package Type: K04-052 28-Lead Plastic Small Outline (SO) – Wide, 300 mil
MIN
pPitch
Mold Draft Angle Bottom
Mold Draft Angle Top
Lower Lead Width
Radius Centerline
Gull Wing Radius
Shoulder Radius
Chamfer Distance
Outside Dimension
Molded Package Width
Molded Package Length
Shoulder Height
Overall Pack. Height
Lead Thickness
Foot Angle
Foot Length
Standoff
Number of Pins
β
α
B
c
φ
X
A2
A1
A
n
E1
L
L1
R1
R2
E
D
Dimension Limits
Units
1.270.050
8
12
12
0.017
0
0.014
00.019
15
15
0.011
0.015
0.016
0.005
0.005
0.020
0.407
0.296
0.706
0.008
0.058
0.099
28
0.394
0.011
0.009
0.010
0
0.005
0.005
0.010
0.292
0.700
0.004
0.048
0.093
0.419
0.012
0.020
0.021
0.010
0.010
0.029
48
0.299
0.712
0.011
0.068
0.104
0.36
0
012
12
0.42
15
15
0.48
10.33
17.93
10.01
0.23
0.25
0.28
0.13
0.13
0.25
0
7.42
0.10
1.22
2.36
17.78
10.64
0.41
4
0.27
0.38
0.13
0.13
0.50
0.53
0.30
0.51
0.25
0.25
0.74
7.51
0.19
28
2.50
1.47
18.08
7.59
0.28
2.64
1.73
NOM
INCHES* MAX NOM
MILLIMETERS
MIN MAX
n1
2
R1
R2
D
p
B
E1
E
L1
L
c
β
45°
X
φ
A1
α
A
A2
* Controlling Parameter.
Dimension “B” does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003”
(0.076 mm) per side or 0.006” (0.152 mm) more than dimension “B.
Dimensions “D” and “E” do not include mold flash or protrusions. Mold flash or protrusions shall not
exceed 0.010” (0.254 mm) per side or 0.020” (0.508 mm) more than dimensions “D” or “E.
PIC16C5X
DS30453B-page 200 Preliminary 1998 Microchip Technology Inc.
Package Type: K04-072 20-Lead Plastic Shrink Small Outine (SS) – 5.30 mm
MIN
pPitch
Mold Draft Angle Bottom
Mold Draft Angle Top
Lower Lead Width
Radius Centerline
Gull Wing Radius
Shoulder Radius
Outside Dimension
Molded Package Width
Molded Package Length
Shoulder Height
Overall Pack. Height
Lead Thickness
Foot Angle
Foot Length
Standoff
Number of Pins
β
α
c
φ
A2
A1
A
n
E1
B
L1
R2
L
R1
E
D
Dimension Limits
Units
0.650.026
8
0
05
510
10
0.012
0.007
0.005
0.020
0.005
0.005
0.306
0.208
0.283
0.005
0.036
0.073
20
0.301
0
0.010
0.005
0.000
0.015
0.005
0.005
0.205
0.278
0.002
0.026
0.068
0.311
0.015
0.009
0.010
0.025
0.010
0.010
48
0.212
0.289
0.008
0.046
0.078
0
05
510
10
7.65
0.25
0.13
0.00
0.38
0.13
0.13
0
5.20
7.07
0.05
0.66
1.73
7.907.78
4
0.32
0.18
0.13
0.13
0.51
0.13
0.38
0.22
0.25
0.25
0.64
0.25
5.29
7.20
0.13
20
1.86
0.91
5.38
7.33
0.21
1.99
1.17
NOM
INCHES MAX NOM
MILLIMETERS*
MIN MAX
n1
2
R1
R2
D
p
B
E1
E
L1
L
c
β
φ
α
A1
A
A2
* Controlling Parameter.
Dimension “B” does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003”
(0.076 mm) per side or 0.006” (0.152 mm) more than dimension “B.
Dimensions “D” and “E” do not include mold flash or protrusions. Mold flash or protrusions shall not
exceed 0.010” (0.254 mm) per side or 0.020” (0.508 mm) more than dimensions “D” or “E.
1998 Microchip Technology Inc. Preliminary DS30453B-page 201
PIC16C5X
Package Type: K04-073 28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm
Dimension Limits
Mold Draft Angle Bottom
Mold Draft Angle Top
Lower Lead Width
Lead Thickness
Radius Centerline
Gull Wing Radius
Shoulder Radius
Outside Dimension
Molded Package Width
Molded Package Length
Shoulder Height
Overall Pack. Height
Number of Pins
Foot Angle
Foot Length
Standoff
Pitch
β
α
B
E
L
c
L1
φ
R1
R2
E1
A2
D
A1
A
n
p
Units MAXNOMMINMAXNOMMIN
10
10
0.38
0.22
0.25
0.64
0.25
0.25
7.90
5.38
10.33
0.21
1.17
1.99
0.012
0
0.010
05
510
0.015
10
0.007
0.005
0.020
0.005
0.005
0.306
0.208
0.402
0.005
0.036
0.073
0.026
0.205
0.015
0.005
0.000
0
0.005
0.005
0.301
0.396
0.002
0.026
0.068
0.212
40.025
0.009
0.010
8
0.010
0.010
0.311
28
0.407
0.008
0.046
0.078
0.25
0
05
0.32
5
5.20
0.13
0.00
0.38
0.13
0.13
7.65
0
10.07
0.05
0.66
1.73
5.29
0.51
0.18
0.13
4
0.13
0.13
7.78
10.20
0.13
0.91
1.86
0.65
28
8
INCHES MILLIMETERS*
n1
2
R1
R2
D
p
B
E
E1
L
L1
β
c
φ
α
A1
A2
A
* Controlling Parameter.
Dimension “B” does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003”
(0.076 mm) per side or 0.006” (0.152 mm) more than dimension “B.
Dimensions “D” and “E” do not include mold flash or protrusions. Mold flash or protrusions shall not
exceed 0.010” (0.254 mm) per side or 0.020” (0.508 mm) more than dimensions “D” or “E.
PIC16C5X
DS30453B-page 202 Preliminary 1998 Microchip Technology Inc.
Package Type: K04-010 18-Lead Ceramic Dual In-line with Window (JW) – 300 mil
* Controlling Parameter.
n
2
1
R
MIN
Window Length
Window Width
Overall Row Spacing
Radius to Radius Width
P ackage Width
Package Length
Tip to Seating Plane
Base to Seating Plane
Top of Lead to Seating Plane
Top to Seating Plane
Lead Thickness
Shoulder Radius
Upper Lead Width
Lower Lead Width
Number of Pins
PCB Row Spacing
Dimension Limits
Pitch
Units
eB
W2
W1
L
E
E1
D
A1
A2
A
B
c
R
B1
n
p
0.15
7.24
7.87
0.76
3.33
4.83
0.30
0.38
1.52
0.53
2.59
0.200
0.140
0.385
0.270
0.298
0.900
0.138
0.023
0.111
0.183
0.190
0.130
0.345
0.125
0.255
0.285
0.880
0.015
0.091
0.175
0.210
0.150
0.425
0.150
0.285
0.310
0.920
0.030
0.131
0.190
0.010
0.013
0.055
0.019
0.100
0.300
NOM
0.016
0.008
0.010
0.050
0.098
INCHES* MAX
18
0.021
0.012
0.015
0.060
0.102
22.86
0.19
0.13
8.76
6.48
7.24
22.35
3.18
0.00
2.31
4.45
0.2
0.14
9.78 10.80
0.21
3.49
6.86
7.56
0.57
2.82
4.64
3.81
23.37
NOM
MILLIMETERS
MIN
0.20
0.25
1.27
0.41
2.49
MAX
0.47
0.25
0.32
1.40
2.54
18
7.62
D
W2
E
W1
c
eB
E1
p
L
A1
B
B1
A
A2
1998 Microchip Technology Inc. Preliminary DS30453B-page 203
PIC16C5X
Package Type: K04-013 28-Lead Ceramic Dual In-line with Window (JW) – 600 mil
* Controlling Parameter.
n1
2
R
MIN
Window Diameter
Overall Row Spacing
Radius to Radius Width
P ackage Width
Package Length
Tip to Seating Plane
Base to Seating Plane
Top of Lead to Seating Plane
Top to Seating Plane
Lead Thickness
Shoulder Radius
Upper Lead Width
Lower Lead Width
Number of Pins
PCB Row Spacing
Dimension Limits
Units
Pitch
W
eB
E1
A2
D
E
L
A
A1
c
R
B1
B
p
n
7.37
1.52
3.70
5.08
0.30
0.25
1.65
0.53
2.59
0.280
0.660
0.580
0.520
1.460
0.138
0.038
0.128
0.185
0.010
0.270
0.610
0.560
0.015
0.514
1.430
0.125
0.110
0.170
0.008
0.290
0.710
0.600
0.060
0.526
1.490
0.150
0.146
0.200
0.012
0.005
0.058
0.019
0.100
0.600
INCHES*
0.098
0.000
0.050
0.016
NOM MAX
28 0.102
0.010
0.065
0.021
37.08
6.86
15.49
14.22
13.06
36.32
3.18
0.00
2.78
4.32
0.20
7.11
16.76
14.73 18.03
15.24
0.95
3.49
13.21
3.24
4.70
0.25
13.36
37.85
3.81
NOM
MILLIMETERS
0.00
1.27
0.41
2.49
MIN
2.54
0.13
1.46
0.47
28
15.24 MAX
D
E
W
c
E1
eB p
A1
L
B1
B
A2
A
PIC16C5X
DS30453B-page 204 Preliminary 1998 Microchip Technology Inc.
21.1 Package Marking Information
MMMMMMMMMMMMMMMMM
MMMMMMMMMMMMMMMMM
AABBCDE
18-Lead PDIP
28-Lead Skinny PDIP (.300")
AABBCDE
PIC16C56-
RCI/P456
9823 CBA
Example
Example
RCI/P456
9823 CBA
PIC16C55-
AABBCDE
28-Lead PDIP (.600")
XTI/P126
9842 CDA
Example
PIC16C55-
MMMMMMMMMMMMMMMMM
MMMMMMMMMMMMMMMMM
MMMMMMMMMMMMMMM
MMMMMMMMMMMMMMM
MMMMMMMMMMMMMMM
18-Lead SOIC
MMMMMMMMMMMM
AABBCDE
28-Lead SOIC
AABBCDE
MMMMMMMMMMMMMMMMMMMM
20-Lead SSOP
AABBCDE
MMMMMMMMMMM
Example
PIC16C54-
9818 CDK
XTI/S0218
Example
9815 CBK
PIC16C57-
Example
XTI/218
9820 CBP
PIC16C54
28-Lead SSOP
AABBCDE
MMMMMMMMMMMM
Example
9825 CBK
PIC16C57-
XT/SS123
MMMMMMMMMMMM
MMMMMMMMMMMM
MMMMMMMMMMMMMMMMMMMM XT/SO
MMMMMMMMMMM
MMMMMMMMMMMM
1998 Microchip Technology Inc. Preliminary DS30453B-page 205
PIC16C5X
MMMMMMMM
MMMMMMMM
AABBCDE
18-Lead CERDIP Windowed
28-Lead CERDIP Windowed
9801 CBA
Example
Example
PIC16C54
/JW
MMMMMMMMMMMMMM
AABBCDE
28-Lead CERDIP Skinny Windowed
PIC16C57
/JW
9838 CCT
Example
Legend: MM...M Microchip part number information
XX...X Customer specific information*
AA Year code (last 2 digits of calendar year)
BB Week code (week of January 1 is week ‘01’)
C Facility code of the plant at which wafer is manufactured
O = Outside Vendor
C = 5” Line
S = 6” Line
H = 8” Line
D Mask revision number
E Assembly code of the plant or country of origin in which
part was assembled
Note: In the ev ent the full Microchip part number cannot be marked on one line, it will
be carried over to the next line thus limiting the number of available characters
for customer specific information.
*Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask
rev#, and assembly code. For OTP marking beyond this, cer tain price adders apply. Please check with
your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.
MMMMMMMMMMMMMM
MMMMMMMMMMM
AABBCDE
MMMMMMMMMMM PIC16C57
/JW
9838 CBA
PIC16C5X
DS30453B-page 206 Preliminary 1998 Microchip Technology Inc.
NOTES:
1998 Microchip Technology Inc. Preliminary DS30453B-page 207
PIC16C5X
APPENDIX A: COMPATIBILITY
To convert code written for PIC16CXX to PIC16C5X,
the user should take the following steps:
1. Check any CALL, GOTO or instructions that
modify the PC to determine if any program
memory page select operations (PA2, PA1, PA0
bits) need to be made.
2. Revisit any computed jump operations (write to
PC or add to PC, etc.) to make sure page bits
are set properly under the new scheme.
3. Eliminate any special function register page
switching. Redefine data variables to reallocate
them.
4. Verify all wr ites to STATUS, OPTION, and FSR
registers since these have changed.
5. Change reset vector to proper value for
processor used.
6. Remove any use of the ADDLW and SUBLW
instructions.
7. Rewrite any code segments that use interrupts.
PIC16C5X
DS30453B-page 208 Preliminary 1998 Microchip Technology Inc.
NOTES:
1998 Microchip Technology Inc. Preliminary DS30453B-page 209
PIC16C5X
INDEX
A
Absolute Maximum Ratings ...................................59, 67, 89
..........................................................103, 117, 131, 145, 171
ALU ...................................................................................... 9
Applications ..........................................................................5
Architectural Overview .........................................................9
Assembler
MPASM Assembler ....................................................56
B
Block Diagram
On-Chip Reset Circuit ................................................36
PIC16C5X Series .......................................................10
Timer0 ........................................................................27
TMR0/WDT Prescaler ................................................30
Watchdog Timer .........................................................40
Brown-Out Protection Circuit .............................................41
C
Carry bit ...............................................................................9
Clocking Scheme ...............................................................13
Code Protection ...........................................................31, 42
Configuration Bits ...............................................................31
Configuration Word ............................................................31
PIC16C52/C54/C54A/C55/C56/C57/C58A ................32
PIC16CR54A/C54B/CR54B/C56A/CR56A/
CR57B/C58B/CR58A/CR58B .................................... 31
D
DC and AC Characteristics - PIC16C54/55/56/57 .............81
DC and AC Characteristics -
PIC16C54A/CR57B/C58A/CR58A ...................................159
DC and AC Characteristics -
PIC16C54B/CR54B/C56A/CR56A/C58B/CR58B ............ 183
DC Characteristics .........................60, 61, 69, 70, 71, 72, 73
....................................................91, 105, 119, 133, 147, 173
Development Support ........................................................55
Development Tools ............................................................55
Device Varieties ...................................................................7
Digit Carry bit .......................................................................9
E
Electrical Characteristics
PIC16C52 ..................................................................59
PIC16C54/55/56/57 ...................................................67
PIC16C54A ..............................................................103
PIC16C54B/CR54B/C56A/CR56A/C58B/CR58B .... 171
PIC16C58A ..............................................................131
PIC16CR54A .............................................................89
PIC16CR57B ...........................................................117
PIC16CR58A ...........................................................145
Errata ................................................................................... 4
External Power-On Reset Circuit .......................................37
F
Family of Devices
PIC16C5X ....................................................................6
Features ...............................................................................1
FSR ....................................................................................36
FSR Register .....................................................................24
Fuzzy Logic Dev. System (
fuzzy
TECH-MP) ...................57
I
I/O Interfacing ....................................................................25
I/O Ports .............................................................................25
I/O Programming Considerations ...................................... 26
ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator ........... 55
ID Locations ................................................................. 31, 42
INDF .................................................................................. 36
INDF Register .................................................................... 24
Indirect Data Addressing ................................................... 24
Instruction Cycle ................................................................ 13
Instruction Flow/Pipelining ................................................. 13
Instruction Set Summary ................................................... 43
K
KeeLoq Evaluation and Programming Tools .................. 57
L
Loading of PC .............................................................. 22, 23
M
MCLR ................................................................................ 36
Memory Map ...................................................................... 15
PIC16C52 .................................................................. 15
PIC16C54s/CR54s/C55s ........................................... 15
PIC16C56s/CR56s .................................................... 15
PIC16C57s/CR57s/C58s ........................................... 16
Memory Organization ........................................................ 15
Data Memory ............................................................. 17
Program Memory ....................................................... 15
MP-DriveWay™ - Application Code Generator ................. 57
MPLAB C ........................................................................... 57
MPLAB Integrated Development Environment
Software ............................................................................ 56
O
One-Time-Programmable (OTP) Devices ............................7
OPTION ............................................................................. 36
OPTION Register .............................................................. 21
OSC selection .................................................................... 31
Oscillator Configurations ................................................... 33
Oscillator Types
HS .............................................................................. 33
LP .............................................................................. 33
RC ............................................................................. 33
XT .............................................................................. 33
P
Package Marking Information .......................................... 204
Packaging Information ..................................................... 195
PC ...................................................................................... 22
PCL .................................................................................... 36
PIC16C54/55/56/57 Product Identification System ......... 214
PIC16C5X Product Identification System ........................ 213
PICDEM-1 Low-Cost PICmicro Demo Board .................... 56
PICDEM-2 Low-Cost PIC16CXX Demo Board .................. 56
PICDEM-3 Low-Cost PIC16CXXX Demo Board ............... 56
PICMASTER In-Circuit Emulator .................................... 55
PICSTART Plus Entry Level Development System ........ 55
Pin Configurations ................................................................2
Pinout Description - PIC16C52s, PIC16C54s,
PIC16CR54s, PIC16C56s, PIC16CR56s,
PIC16C58s, PIC16CR58s ................................................. 11
Pinout Description - PIC16C55s, PIC16C57s,
PIC16CR57s ...................................................................... 12
PORDevice Reset Timer (DRT) .................................. 31, 39
PD ........................................................................ 35, 41
Power-On Reset (POR) ................................. 31, 36, 37
TO ........................................................................ 35, 41
PORTA ........................................................................ 25, 36
PIC16C5X
DS30453B-page 210 Preliminary 1998 Microchip Technology Inc.
PORTB .........................................................................25, 36
PORTC .........................................................................25, 36
Power-Down Mode (SLEEP) ..............................................42
Prescaler ............................................................................ 30
PRO MATE II Universal Programmer ..............................55
Program Counter ................................................................22
Q
Q cycles .............................................................................13
Quick-Turnaround-Production (QTP) Devices .....................7
R
RC Oscillator ......................................................................34
Read Only Memory (ROM) Devices .....................................7
Read-Modify-Write ............................................................. 26
Register File Map
PIC16C52, PIC16C54s, PIC16CR54s,
PIC16C55s, PIC16C56s, PIC16CR56s .....................17
PIC16C57s/CR57s .....................................................18
PIC16C58s/CR58s .....................................................18
Registers
Special Function ........................................................19
Reset ............................................................................31, 35
Reset on Brown-Out ...........................................................41
S
SEEVAL Evaluation and Programming System ..............57
Serialized Quick-Turnaround-Production
(SQTP) Devices ...................................................................7
SLEEP ..........................................................................31, 42
Software Simulator (MPLAB-SIM) ......................................57
Special Features of the CPU ..............................................31
Special Function Registers ................................................19
Stack .................................................................................. 23
STATUS ............................................................................. 36
STATUS Register ...........................................................9, 20
T
Timer0
Switching Prescaler Assignment ................................30
Timer0 (TMR0) Module ..............................................27
TMR0 with External Clock ..........................................29
Timing Diagrams and Specifications ......................63, 75, 97
..........................................................111, 125, 139, 153, 178
Timing Parameter Symbology and
Load Conditions .............62, 74, 96, 110, 124, 138, 152, 177
TMR0 .................................................................................36
TRIS ................................................................................... 36
TRIS Registers ...................................................................25
U
UV Erasable Devices ...........................................................7
W
W ........................................................................................36
Wake-up from SLEEP ........................................................42
Watchdog Timer (WDT) ...............................................31, 39
Period .........................................................................39
Programming Considerations ....................................39
WWW, On-Line Support .......................................................4
Z
Zero bit .................................................................................9
1998 Microchip Technology Inc. DS30453B-page 211
PIC16C5X
Systems Information and Upgrade Hot Line
The Systems Information and Upgrade Line provides
system users a listing of the latest versions of all of
Microchip's development systems software products.
Plus, this line provides infor mation on how customers
can receive any currently available upgrade kits.The
Hot Line Numbers are:
1-800-755-2345 for U.S. and most of Canada, and
1-602-786-7302 for the rest of the world.
Trademarks: The Microchip name, logo , PIC, PICSTART,
PICMASTER and PRO MATE are registered trademarks
of Microchip Technology Incorporated in the U.S.A. and
other countries. PICmicro,
Flex
ROM, MPLAB and
fuzzy-
LAB are trademarks and SQTP is a service mark of Micro-
chip in the U.S.A.
All other trademarks mentioned herein are the property of
their respective companies.
ON-LINE SUPPORT
Microchip provides on-line support on the Microchip
World Wide W eb (WWW) site.
The web site is used by Microchip as a means to mak e
files and information easily available to customers. To
view the site , the user must hav e access to the Internet
and a web browser, such as Netscape or Microsoft
Explorer. Files are also available for FTP download
from our FTP site.
Connecting to the Microchip Internet Web Site
The Microchip web site is available by using your
favorite Internet browser to attach to:
www.microchip.com
The file transfer site is available by using an FTP ser-
vice to connect to:
ftp://ftp.futureone.com/pub/microchip
The web site and file transf er site pro vide a v ariety of
services. Users may download files for the latest
Development Tools, Data Sheets, Application Notes,
User's Guides, Articles and Sample Programs. A vari-
ety of Microchip specific business information is also
available, including listings of Microchip sales offices,
distributors and factory representatives. Other data
available for consideration is:
Latest Microchip Press Releases
Technical Support Section with Frequently Asked
Questions
Design Tips
Device Errata
Job Postings
Microchip Consultant Program Member Listing
Links to other useful web sites related to
Microchip Products
Conferences f or products , Dev elopment Systems,
technical information and more
Listing of seminars and events
980106
PIC16C5X
DS30453B-page 212 1998 Microchip Technology Inc.
READER RESPONSE
It is our intention to provide y ou with the best documentation possib le to ensure successful use of y our Microchip prod-
uct. If y ou wish to provide y our comments on organization, clarity, subject matter , and wa ys in which our documentation
can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.
Please list the following information, and use this outline to provide us with your comments about this Data Sheet.
1. What are the best features of this document?
2. How does this document meet your hardware and software development needs?
3. Do you find the organization of this data sheet easy to follow? If not, why?
4. What additions to the data sheet do you think would enhance the structure and subject?
5. What deletions from the data sheet could be made without affecting the overall usefulness?
6. Is there any incorrect or misleading information (what and where)?
7. How would you improve this document?
8. How would you improve our software, systems, and silicon products?
To: Technical Publications Manager
RE: Reader Response Total Pages Sent
From: Name
Company
Address
City / State / ZIP / Country
Telephone: (_______) _________ - _________
Application (optional):
Would you like a reply? Y N
Device: Literature Number:
Questions:
FAX: (______) _________ - _________
DS30453B
PIC16C5X
1998 Microchip Technology Inc. Preliminary DS30453B-page 213
PIC16C5X
PIC16C5X PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.
PART NO. -XX X /XX XXX
PatternPackageTemperature
Range
Frequency
Range
Device
Device PIC16C5X(2), PIC16C5XT(3)
PIC16LC5X(2), PIC16LC5XT(3)
PIC16CR5X(2), PIC16CR5XT(3)
PIC16LCR5X(2), PIC16LCR5XT(3)
PIC16LV5X(2), PIC16LV5XT(3)
Frequency
Range 02
04
10
20
b(1)
= 2 MHz
= 4 MHz
= 10 MHz
= 20 MHz
= No type for JW(4) devices
Temperature
Range b(1)
I
E
=0°C to +70°C (Commercial)
= -40°C to +85°C (Industrial)
= -40°C to +125°C (Automotive)
Package JW
P
SO
SP
SS
= Windowed CERDIP
= PDIP
= SOIC (Gull Wing, 300 mil body)
= Skinny PDIP (28-pin, 300 mil body)
= SSOP (209 mil body)
Pattern 3-digit Pattern Code for QTP, ROM (blank otherwise)
Examples:
a) PIC16C54A -04/P 301 = Commercial
temp., PDIP pac kage, 4MHz, normal VDD
limitis, QTP pattern #301.
b) PIC16LC58A - 04I/SO = Industrial temp.,
SOIC package, 4MHz, Extended VDD
limits.
c) PIC16CR54A - 10I/P355 = ROM program
memory, Industrial temp., PDIP package,
10MHz, normal VDD limits.
Note 1: b = blank
2: C = Standard VDD range
LC = Extended VDD range
CR = ROM Version, Standard VDD
range
LCR = ROM Version, Extended VDD
range
LV = Low V oltage VDD range
3: T = in tape and reel - SOIC, SSOP
packages only.
4: UV erasable devices are tested to all
available voltage/frequency options.
Erased devices are oscillator type
04. The user can select 04, 10 or 20
oscillators by programmng the appro-
priate configuration bits.
DS30453B-page 214 Preliminary 1998 Microchip Technology Inc.
PIC16C5X
PIC16C54/55/56/57 PRODUCT IDENTIFICATION SYSTEM
To order or obtain information (e.g., on pricing or delivery) refer to the factory or the listed sales office.
PART NO. -XX X /XX XXX
PatternPackageTemperature
Range
Oscillator
Type
Device
Device PIC16C54, PIC16C54T(2)
PIC16C55, PIC16C55T(2)
PIC16C56, PIC16C56T(2)
PIC16C57, PIC16C57T(2)
Oscillator Type RC
LP
XT
HS
10
b(1)
= Resistor Capacitor
= Low Power Crystal
= Standard Crystal/Resonator
= High Speed Crystal
= 10 MHz Crystal
= No type for JW(3) devices
Temperature
Range b(1)
I
E
=0°C to +70°C (Commercial)
= -40°C to +85°C (Industrial)
= -40°C to +125°C (Automotive)
Package JW
P
S
SO
SP
SS
= Windowed CERDIP
= PDIP
= Die in Waffle Pack
= SOIC (Gull Wing, 300 mil body)
= Skinny PDIP (28 pin, 300 mil body)
= SSOP (209 mil body)
Pattern 3-digit Pattern Code for QTP (blank otherwise)
Examples:
a) PIC16C54 - XT/PXXX = "XT" oscillator,
commercial temp., PDIP, QTP pattern.
b) PIC16C55 - XTI/SO = "XT" oscillator,
industrial temp., SOIC (OTP device)
c) PIC16C55 /JW = Commercial temp.
CERDIP with window.
d) PIC16C57 - RC/S = "RC" oscillator, com-
mercial temp., dice in waffle pack.
Note 1: b = blank
2: T = in tape and reel - SOIC, SSOP
packages only.
3: UV erasable devices are tested to all
available voltage/frequency options.
Erased de vices are oscillator type RC.
The user can select RC, LP, XT or HS
oscillators by programming the appro-
priate configuration bits.
Sales and Support
Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and
recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:
Your local Microchip sales office (see below)
The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.
For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.
1.
2.
1998 Microchip Technology Inc. Preliminary DS30453B-page 215
PIC16C5X
NOTES:
PIC16C5X
DS30453B-page 216 1998 Microchip Technology Inc.
2002 Microchip Technology Inc.
Information contained in this publication regarding device
applications and the like is intended through sug gestion only
and may be superseded by updates. It i s your responsibility to
ensure that your application meets with your specifications.
No representation or warranty is given and no liability is
assumed by Microc hip Technology Incorporated with respect
to the accuracy or use of such inf orm ation, or inf ringement of
patents or other intellectual property rights arising from such
use or otherwise. Use of Mi crochip’ s products as critical com-
ponents in life support systems is not authorized except with
express written approval by Microchip. No licenses are con-
veyed, implicitly or otherwise, under any intellectual property
rights.
Trademarks
The Microchip name and logo, the Microchip logo, FilterLab,
KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER,
PICSTART, PRO MATE, SEEVAL and The Embedded Control
Solutions Company are registered trademarks of Microchip Tech-
nology Incorporated in the U.S.A. and other countries.
dsPIC, ECONOMONITOR, FanSense, FlexRO M, fuzzyLAB,
In-Circuit Serial Programming, ICSP, ICEPIC, microPort,
Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM,
MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode
and Total Endurance are trademarks of Microchip Technology
Incorporated in the U.S.A.
Serialized Quick Turn Programming (SQTP) is a service mark
of Microchip Technology Incorporated in the U.S.A.
All other trademarks mentioned herein are property of their
respective companies.
© 2002, Microchip Technology Incorporated, Printed in the
U.S.A., All Rights Reserved.
Printed on recycled paper.
Microchip received QS-9000 quality system
certification for its worldwide headquarters,
design and wafer fabrication facilities in
Chandler and T empe, Arizona in July 1999. The
Company’s quality system processes and
procedures are QS-9000 compliant for its
PICmicro® 8-bit MCUs, KEELOQ® code ho pp in g
devices, Serial EEPROMs and microperipheral
products. In addition, Microchips quality
system for the design and manufacture of
development systems is ISO 9001 certified.
Note the following details of the code protection feature on PICmicro® MCUs.
The PICmicro f amily meets the specifications contained in the Microchip Dat a Sheet.
Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today,
when used in t he intended manner and under normal conditions.
There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowl-
edge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet.
The person doing so may be engaged in theft of intellectual property.
Microchip is willing to work with the customer who is concerned about the integrity of their code.
Neither Microchip nor any other semiconduct or manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as unbreakable.
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of
our product.
If you have any further questions about this matter, please contact the local sales office nearest to you.
2002 Microchip Technology Inc.
M
AMERICAS
Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200 Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: http://ww w.microchip .com
Rocky Mountain
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-7456
Atlanta
500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770 -6 40- 0034 Fax: 770-640-03 07
Boston
2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978 -6 92- 3848 Fax: 978-692-38 21
Chicago
333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075
Dallas
4570 Westgrove Drive, Suite 160
Addison, TX 7500 1
Tel: 972 -8 18- 7423 Fax: 972-818-29 24
Detroit
Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260
Kokomo
2767 S. Albright Road
Kokomo, Indiana 46902
Tel: 765-864-8360 Fax: 765-864-8387
Los A n ge les
18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949 -2 63- 1888 Fax: 949-263-13 38
New York
150 Motor Parkway, Suite 202
Hauppauge, NY 11788
Tel: 631 -2 73- 5305 Fax: 631-273-53 35
San Jose
Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408 -4 36- 7950 Fax: 408-436-79 55
Toronto
6285 Northam Drive, Suite 108
Mississ aug a, Ontario L4V 1X5, C ana da
Tel: 905-673-0699 Fax: 905-673-6509
ASIA/PACIFIC
Australia
Microchip Technology Australia Pty Ltd
Suite 22, 41 Rawson Street
Epping 212 1, NSW
Australia
Tel : 61-2-9868-6733 Fax: 61-2-9868-6755
China - Beij ing
Microchip Technology Consulting (Shanghai)
Co., Ltd., Beijing Liaison Office
Unit 915
Bei Hai Wa n Tai Bldg.
No. 6 Chaoyangmen Beidajie
Beijing, 100027, No. China
Tel : 86-10-85282100 Fax: 86-10-85282104
China - Chengdu
Microchip Technology Consulting (Shanghai)
Co., Ltd., Chengdu Liaison Office
Rm. 2401, 24th Floor,
Ming Xing Financial Tower
No. 88 TIDU Street
Cheng du 610 016 , Chi na
Tel: 86-28-6766200 Fax: 86-28-6766599
China - Fuzhou
Microchip Technology Consulting (Shanghai)
Co., Ltd., Fuzhou Liaison Office
Unit 28F, World Trade Plaza
No. 71 Wusi Road
Fuzhou 350001, China
Tel : 86-591-7503506 Fax: 86-591-7503521
China - Shanghai
Microchip Technology Consulting (Shanghai)
Co., Ltd.
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel : 86-21-6275-5700 Fax: 86-21-6275-5060
China - Shenzhen
Microchip Technology Consulting (Shanghai)
Co., Ltd., Shenzhen Liaison Office
Rm. 1315, 13/F, Shenzhen Kerry Centre,
Renminnan Lu
Shenzhen 518001, China
Tel : 86-755-2350361 Fax: 86-755-2366086
Hong Kong
Microchip Technology Hongkong Ltd.
Unit 901-6, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel : 852-2401-1200 Fax: 852-2401-3431
India
Microchip Technology Inc.
India Liaiso n Office
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O’Shaugnessey Road
Bangalore, 560 025, India
Tel : 91-80-2290061 Fax: 91-80-2290062
Japan
Microchip Technology Japan K.K.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yoko hama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471- 6166 Fax: 81-45-471-6122
Korea
Microc hip Technolo gy Korea
168-1, You ng bo Bld g. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Ko re a 135- 88 2
Tel: 82-2-554-7200 Fax: 82-2-558-5934
Singapore
Microchip Technology Singapore Pte Ltd.
200 Midd le Ro ad
#07-02 Prime Centre
Singapore, 188980
Tel: 65 -334-8870 Fax: 65-334-8 850
Taiwan
Microc hip Technolo gy Taiwan
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139
EUROPE
Denmark
Microchip Technology Nordic ApS
Regus Business Centre
Lautrup hoj 1-3
Ballerup DK-2750 Denmark
Tel: 45 4420 9895 Fax: 45 4420 9910
France
Microc hip Technolo gy SARL
Parc d’A ctivite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - ler Et age
91300 Massy, France
Tel: 33-1- 69-53-63-20 Fax: 33-1-69-30-90-79
Germany
Microc hip Technolo gy GmbH
Gustav-Heinemann Ring 125
D-81739 Munich, Germany
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44
Italy
Microc hip Technolo gy SRL
Centro Direzionale Colleoni
Palazzo Taurus 1 V. Le Colleoni 1
20041 Agrate Brianza
Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883
United Kingdom
Arizona Microchip Technology Ltd.
505 Eskdale Road
Winnersh Triangle
Wokingham
Berksh ire, E ngla nd RG 41 5TU
Tel: 44 118 921 5869 Fax: 44-118 921-5820
01/18/02
WORLDWIDE SALES AND SERVICE