S6BP201A
ASSP, 42V, 1A, Synchronous
Buck-boost DC/DC Converter IC
Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Document Number: 002-08537 Rev. *B Revised March 8, 2016
S6BP201A is a 1ch Buck-boost DC/DC converter IC with four built-in switching FETs. This IC is able to supply up to 1.0A of load
current within the very wide range from 2.5V to 42V in the input voltage. This IC has an operation mode that is automatically changed
to PFM operation during low load, which can achieve super-high efficiency with a very low quiescent current 20 µA. It is possible to
provide stable output voltage from an automotive cold cranking and load dump, up to 42V, conditions within 1 ms transition time. As a
result, this IC is suitable for power supply solutions of automotive and Industrial applications. This IC has the SYNC function, which is
capable of selecting the SYNC_IN that is able to inputs an external clock signal. When an external clock signal in the range from 200
kHz to 400 kHz is inputted, the FETs perform the switching operation with synchronizing signal from an external clock. When an
external clock signal is not inputted, the FETs perform the switching operation from an internal clock. The internal clock signal in the
range from 200 kHz to 2.1 MHz can be set by an external resistor. Since external voltage setting resistors and phase compensation
capacitors are not required with this IC, it can reduce the number of parts and a part mounting area. This IC has five protection
functions, input under voltage lockout (input UVLO), output under voltage protection (output UVP), output over voltage protection
(output OVP), output over current protection (output OCP), and thermal shutdown (TSD). Moreover, this IC has the power good (PG)
function that indicates the state of the output voltage (VOUT pin). When the output voltage reaches the PG voltage, the PG signal is
outputted. The VOUT output voltage of this product is selectable from the product lineup (refer to the "1. Product Lineup").
Features
Wide input voltage range: 2.5V to 42V
Selectable output voltage (factory settable):
5.000V/5.050V/5.075V/5.100V/5.125V/5.150V/5.200V
Wide operating frequency range: 200 kHz to 2.1 MHz
External synchronized clock range: 200 kHz to 400 kHz
SYNC function
SYNC_IN: External clock input
(Unless inputting clock, this IC operates by internal clock)
Super-high efficiency by PFM operation
(When setting MODE pin to a low level)
Automatic PWM/PFM switching operation and fixed PWM
operation are selectable by MODE pin
Built-in switching FET
Synchronous current mode architecture
Shutdown current: Lower than 1 µA
Quiescent current: 20 µA
Power Good Monitor
Output voltage monitoring by window comparator
Power-on reset time: 14 ms
Soft start time without load dependence : 0.9 ms
(When switching frequency = 2.1 MHz)
Enhanced protection functions
Input under voltage lockout
Output under voltage protection: 95.5%
Output over voltage protection: 104.5%
Output over current protection
Thermal shutdown
Small TSSOP16 package (exposed PAD): 5 mm × 6.4 mm
AEC-Q100 compliant (Grade-1)
Applications
Body Control Module (BCM)
Gateway module
Automotive applications
Industrial applications
Block Diagram
Buck-
Boost
DC/DC
Converter
2.1 MHz
Power
Good
5V LDO,
Enable
OSC,
External
SYNC
Protection
5V
Battery 2.5-42V
Enable
5V / 1A
Power Good
PWM/PFM
External
Clock for
Frequency Setting
Synchronization
Switch
GND
S6BP201A
Document Number: 002-08537 Rev. *B Page 2 of 19
S6BP201A
Contents
Features ........................................................................................................................................................................... 1
Applications ........................................................................................................................................................................... 1
Block Diagram......................................................................................................................................................................... 1
1. Product Lineup ............................................................................................................................................................... 3
2. Pin Assignment .............................................................................................................................................................. 4
3. Pin Descriptions ............................................................................................................................................................. 4
4. Architecture Block Diagram .......................................................................................................................................... 6
5. Absolute Maximum Ratings .......................................................................................................................................... 7
6. Recommended Operating Conditions .......................................................................................................................... 7
7. Electrical Characteristics .............................................................................................................................................. 8
8. Functional Description .................................................................................................................................................. 9
8.1 Protection Function........................................................................................................................................................ 9
8.2 Protection Function Table ............................................................................................................................................ 10
9. Application Circuit Example and Parts list ................................................................................................................ 11
10. Application Note ........................................................................................................................................................... 12
10.1 Setting the Operation Conditions ................................................................................................................................. 12
11. Development Support .................................................................................................................................................. 13
12. Reference Data ............................................................................................................................................................. 14
13. Usage Precaution ......................................................................................................................................................... 16
14. RoHS Compliance Information ................................................................................................................................... 16
15. Ordering Information ................................................................................................................................................... 16
16. Package Dimensions ................................................................................................................................................... 17
17. Major Changes ............................................................................................................................................................. 18
Document History ................................................................................................................................................................. 18
Sales, Solutions, and Legal Information ............................................................................................................................. 19
Document Number: 002-08537 Rev. *B Page 3 of 19
S6BP201A
1. Product Lineup
The VOUT output voltage of this product is set at the factory shipment. To order a product, select an item from the product lineup
blow.
Part Number (MPN)
Order
Code
VOUT Output
Voltage [V]
SYNC
Function
VOUT UVP Threshold [%]
VOUT OVP Threshold [%]
Power-on
Reset
Time[s]
Falling (Typ)
Rising (Typ)
Rising (Typ)
Falling (Typ)
S6BP201A1AST2B000
1A
5.000
SYNC_IN
95.5
96.5
104.5
103.5
14.0m
S6BP201A2AST2B000
2A
5.050
S6BP201A3AST2B000
3A
5.075
S6BP201A4AST2B000
4A
5.100
S6BP201A5AST2B000
5A
5.125
S6BP201A6AST2B000
6A
5.150
S6BP201A7AST2B000
7A
5.200
MPN: Marketing Part Number
Document Number: 002-08537 Rev. *B Page 4 of 19
S6BP201A
2. Pin Assignment
Figure 2-1 Pin Assignment
(Top view)
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
EP: GND
PGND1
LX1
PVIN
BST
VIN
ENA
MODE
VCC
PGND2
LX2
VOUT
FB
RT
SYNC
PG
GND
(SEC016)
3. Pin Descriptions
Table 3-1 Pin Descriptions
Pin No.
Pin Name
I/O
Description
1
PGND1
−
GND pin for built-in switching FET
2
LX1
O
Inductor connection pin
3
PVIN
I
Power supply pin for PWM controller and switching FETs
4
BST
I
BST(Boost) capacitor connection pin
5
VIN
I
Power supply pin
6
ENA
I
DC/DC converter enable pin
7
MODE
I
PWM/PFM operation control pin
For the MODE pin setting, refer to "10.1 Setting the Operation Conditions"
8
VCC
O
LDO output pin of Internal reference voltage
VCC capacitor connection pin
9
GND
−
GND pin
10
PG
O
Open drain output pin for power good. When being used, connect PG pin to VCC pin or VOUT
pin. When not being used, leave PG pin open.
11
SYNC
I
External clock input pin. For the SYNC pin setting, refer to "10.1 Setting the Operation Conditions"
12
RT
O
Timing resistor connection pin for internal clock (switching frequency)
For the resistance, refer to "10.1 Setting the Operation Conditions"
13
FB
I
Output voltage feedback pin
14
VOUT
O
DC/DC converter output pin
15
LX2
O
Inductor connection output pin.
16
PGND2
−
GND pin for built-in switching FET
EP
GND
−
GND pin
Document Number: 002-08537 Rev. *B Page 5 of 19
S6BP201A
Figure 3-1 I/O Pin Equivalent Circuit Diagram
<VIN pin, PVIN pin>
5
VIN
16
PGND2
3
PVIN
9
GND
1
PGND1
<LX1 pin, BST pin>
3
PVIN
1
PGND1
8
VCC
4BST
2LX1
<VOUT pin, LX2 pin>
16
PGND2
14 VOUT
15 LX2
<VCC pin>
9
GND
13 FB
8VCC
5
VIN
<FB pin>
13
FB
9
GND
<PG pin>
9
GND
10 PG
<ENA pin>
5
VIN
6
ENA
9
GND
<MODE pin>
8
VCC
7
MODE
9
GND
<SYNC pin>
8
VCC
11
SYNC
9
GND
<RT pin>
8
VCC
9
GND
12 RT
Document Number: 002-08537 Rev. *B Page 6 of 19
S6BP201A
4. Architecture Block Diagram
Figure 4-1 Architecture Block Diagram
SYNC
BGR
5V
LDO VIN
UVLO
TSD
LS
Slope Boost
Mode
Pulse
PWM
Logic
Bypass
SW
VCC
UVLO
OSC
VIN
5
ENA
6
GND
9
ck
13
FB
VOUT
FB
VIN
LS
ck
ICMP
PFMCMP
VCC
PG
12
RT
8
VCC
High Side
FET2
Low Side
FET2
16
PGND2
Low Side
FET1
High Side
FET1
BST
4
VIN
SYNC
MODE
11
SYNC
7
MODE
ErrAMP
10
PG
Buck-Boost DC/DC Converter
15
LX2
14
VOUTPVIN
3
LX1
2
PGND1
1
Document Number: 002-08537 Rev. *B Page 7 of 19
S6BP201A
5. Absolute Maximum Ratings
Parameter
Symbol
Condition
Rating
Unit
Min
Max
Power supply voltage (*1)
VVIN
VIN pin
−0.3
+48.0
V
VPVIN
PVIN pin
−0.3
+48.0
V
VVCC
VCC pin
−0.3
+6.9
V
Terminal voltage (*1)
VBST
BST pin
−0.3
+48.0
V
VLX1
LX1 pin
−2.0
+48.0
V
VLX2
LX2 pin
−2.0
+6.9
V
VFB
FB pin
−0.3
VVCC
V
VRT
RT pin
−0.3
VVCC
V
VMODE
MODE pin
−0.3
VVCC
V
VSYNC
SYNC pin
−0.3
VVCC
V
VENA
ENA pin
−0.3
+48.0
V
VPG
PG pin
−0.3
+6.9
V
Difference voltage (*1)
VBST-LX
Between BST–LX1 pins
−0.3
+6.9
V
VGND
Between GND–PGND1 pins, Between GND–PGND2 pins
−0.3
+0.3
V
PG output current
IPG
PG pin
−3
0
mA
Power dissipation (*1)
PD
Ta ≤ ±25°C
0
3324 (*2)
mW
Storage temperature
TSTG
−
−55
+150
°C
*1: When PGND1 = PGND2 = GND = 0V
*2: When the product is mounted on 76.2 mm × 114.3 mm, four-layer FR-4 board
Warning:
1. Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or
temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.
6. Recommended Operating Conditions
Parameter
Symbol
Condition
Value
Unit
Min
Typ
Max
Power supply voltage (*1)
VVIN
VIN pin
At start-up
5.0
12.0
42.0
V
After start-up
2.5
12.0
42.0
V
Terminal voltage (*1)
VBST
BST pin
0.0
−
47.5
V
VLX1
LX1 pin
−1.0
+12.0
+42.0
V
VLX2
LX2 pin
−1.0
−
+5.5
V
VFB
FB pin
0.0
−
5.5
V
VMODE
MODE pin
0.0
−
5.5
V
VSYNC
SYNC pin
0.0
−
5.5
V
VENA
ENA pin
0.0
12.0
42.0
V
VPG
PG pin
0.0
−
5.5
V
Difference voltage (*1)
VBST-LX1
Between BST−LX1 pins
0.0
−
5.5
V
VGND
Between GND−PGND1 pins,
Between GND−PGND2 pins
−0.05
0.00
+0.05
V
PG output current
IPG
PG pin (sink current)
0
−
1
mA
BST capacitance
CBST
Between BST−LX1 pins
0.068
0.100
0.470
µF
VCC capacitance
CVCC
Between VCC−GND pins
2.2
4.7
10.0
µF
Timing resistance
RRT
Between RT−GND pins. When using internal clock
22
−
270
kΩ
Operating ambient
Temperature
Ta
−
−40
+25
+125
°C
*1: When PGND1 = PGND2 = GND = 0V
Warning:
1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the
device's electrical characteristics are warranted when the device is operated under these conditions.
2. Any use of semiconductor devices will be under their recommended operating condition.
3. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.
4. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are
considering application under any conditions other than listed herein, please contact sales representatives beforehand.
Document Number: 002-08537 Rev. *B Page 8 of 19
S6BP201A
7. Electrical Characteristics
VIN=PVIN=12V, ENA=5V
(Unless specified otherwise, these are the electrical characteristics under the recommended operating environment.)
Parameter
Symbol
Condition
Value
Unit
Min
Typ
Max
Buck-boost
DC/DC
converter
Block
VOUT output voltage
VVOUT
IVOUT = 0A, When VVOUT = 5.000 (*1)
4.925
5.000
5.075
V
IVOUT = 0A, When VVOUT = 5.050 (*1)
4.975
5.050
5.125
V
IVOUT = 0A, When VVOUT = 5.075 (*1)
4.999
5.075
5.151
V
IVOUT = 0A, When VVOUT = 5.100 (*1)
5.024
5.100
5.176
V
IVOUT = 0A, When VVOUT = 5.125 (*1)
5.048
5.125
5.201
V
IVOUT = 0A, When VVOUT = 5.150 (*1)
5.073
5.150
5.227
V
IVOUT = 0A, When VVOUT = 5.200 (*1)
5.122
5.200
5.278
V
FB input resistance
RFB
EN = 0V, Ta = +25°C
3.84
4.80
5.76
MΩ
Switching FET
on-resistance
RHSIDEFET1
LX1 = −30 mA (Between PVIN−LX1)
−
150
−
mΩ
RLSIDEFET1
LX1 = 30 mA (Between LX1−PGND1)
−
150
−
mΩ
RHSIDEFET2
LX2 = −30 mA (Between VOUT−LX2)
−
150
−
mΩ
RLSIDEFET2
LX2 = 30 mA (Between LX2−PGND2)
−
150
−
mΩ
Switching FET
leakage current
ILEAK
−
−
−
5
µA
Soft-start time
TSS
RRT = 22 kΩ
0.855
0.9
0.945
ms
Maximum output current
IVOUT
PVIN ≥ 7.5V, Ta = 25°C
1.0 (*2)
−
−
A
PVIN = 4.5V, Ta = 25°C
1.0 (*2)
−
−
A
Current limit
ILIMT
PVIN = 12V, L = 2.2µH
1.0 (*2)
−
−
A
5V LDO
block
VCC output voltage
VVCC
VIN = 12V
4.9
5.0
5.1
V
VIN UVLO
block
VIN UVLO falling threshold
VUVLOVINHL
VIN input voltage when falling
2.30
2.40
2.50
V
VIN UVLO rising threshold
VUVLOVINLH
VIN input voltage when rising
4.55
4.75
4.95
V
VCC UVLO
block
VCC UVLO falling threshold
VUVLOVCCHL
VCC input voltage when falling
2.30
2.40
2.50
V
VCC UVLO rising threshold
VUVLOVCCLH
VCC input voltage when rising
4.55
4.75
4.95
V
ENA pin
Enable condition
VENA
Enable voltage range
1.10
−
VVIN
V
VDSB
Disable voltage range
0.0
−
0.2
V
ENA input current
IENA
VENA = 12V
−
1
3
µA
MODE pin
MODE input voltage
VMODE_L
Automatic PWM/PFM switching
operation
0.0
−
0.4
V
VMODE_H
Fixed PWM operation
2.0
−
VVOUT
V
MODE Input current
IMODE
MODE = 5.0V
−
5
10
µA
OSC block
Switching frequency
FOSC
RRT = 22 kΩ
2.0
2.1
2.2
MHz
RRT = 270 kΩ
180
200
220
kHz
SYNC block
(SYNC_IN)
SYNC input threshold
VSYNC_L
−
0.0
−
0.4
V
VSYNC_H
−
2.0
−
VVOUT
V
SYNC input frequency
VSYNC_L
−
200
−
400
kHz
SYNC input duty ratio
VSYNC_H
−
+20
+50
+80
%
SYNC leakage current
ILKSYNC
VSYNC = 5.0V
−
5
10
µA
PG block
(UVP, OVP)
VOUT UVP falling threshold
PGUVPHL
Falling threshold for VOUT output
voltage setting (*1)
94.0
95.5
97.0
%
VOUT UVP rising threshold
PGUVPLH
Rising threshold for VOUT output
voltage setting (*1)
95.0
96.5
98.0
%
VOUT OVP rising threshold
PGOVPLH
Rising threshold for VOUT output
voltage setting (*1)
103.0
104.5
106.0
%
VOUT OVP falling threshold
PGOVPHL
Falling threshold for VOUT output
voltage setting (*1)
102.0
103.5
105.0
%
Leak current
ILKPG
VPWRGD = 5.0V, VENA = 0V
0
−
1
µA
Low level output voltage
VOLPG
IPGSINK = 1 mA
0.025
0.05
0.15
V
Delay time
at abnormal detection
TPPG
At power shutdown
−
7 (*2)
12 (*2)
µs
Power-on reset time (*1)
TRPG
At power good
9.1
14.0
18.9
ms
Document Number: 002-08537 Rev. *B Page 9 of 19
S6BP201A
Parameter
Symbol
Condition
Value
Unit
Min
Typ
Max
Thermal
shutdown
block (TSD)
Shutdown temperature
TTSDH
−
−
165 (*2)
−
°C
TTSDL
Hysteresis
−
10 (*2)
−
°C
Supply
current
Shutdown current
IVINSDN
VIN input current, VENA = 0V
−
1
5
µA
Quiescent current
IVINQ
VIN input current, VENA = 12V,
IVOUT = 0A,
MODE/SYNC/PG Pins = OPEN
−
20
40
µA
*1: Refer to "1. Product Lineup"
*2: The electrical characteristic is ensured by statistical characterization and indirect tests.
8. Functional Description
8.1 Protection Function
Input Under Voltage Lockout (Input UVLO)
The input UVLO is the function that prevents a malfunction of this IC from the following status, and protects poststage devices.
Transitional state at start-up
Momentary drop of power supply voltage
To prevent such a malfunction, this protection monitors the VIN input voltage and VCC voltage. When either VIN or VCC voltage falls
to the UVLO falling threshold, 2.4V (Typ), or lower, the IC stops the VOUT voltage output and becomes UVLO status. When both VIN
and VCC voltages reach the UVLO rising threshold, 4.75V (Typ), or higher, the IC is released from the UVLO state and returns to the
normal operation.
Output Under Voltage Protection (Output UVP)
The output UVP is the function that monitors the voltage drop of the VOUT pin and notifies by the PG pin.
When the output voltage falls to the UVP falling threshold (PGUVPHL) for the output voltage setting or lower, the PG voltage is fixed to
the low level. The IC becomes the UVP status, but the switching operation is maintained under the UVP status.
When the output voltage once again reaches the UVP rising threshold (PGUVPLH) for the output voltage setting or higher, the IC is
released from the UVP state and the PG voltage is fixed to the high level.
Output Over Voltage Protection (Output OVP)
The output OVP is the function that monitors the voltage rise of the VOUT pin and stops the switching operations, which protects
poststate devices from overvoltage. Also, the VOUT state is notified by the PG pin.
When the output voltage rises to the OVP falling threshold (PGOVPLH) for the output voltage setting or higher, the PG voltage is fixed to
the low level. The IC becomes the OVP status, and the switching operations of the high-side FETs are stopped. When the output
voltage once again falls to the OVP falling threshold (PGOVPHL) for the output voltage setting or lower, the IC is released from the OVP
state and resumes the switching operations. The PG voltage is fixed to the high level again.
Output Over Current Protection (Output OCP)
The output OCP is the function that limits the excessive current load and protects poststage devices.
Thermal Shutdown (TSD)
The TSD is the function that protects the IC from heat-destruction. When the junction temperature reaches +165°C (Typ), the
high-side and low-side switching FET are turned off and the IC becomes the TSD status. When the junction temperature once again
falls to +155°C (Typ) or lower, the IC is released from the TSD state and restarts the power supply.
Document Number: 002-08537 Rev. *B Page 10 of 19
S6BP201A
8.2 Protection Function Table
The following table shows the state of each pin when each protection function operates.
Table 8-1 Protection Function Table
Function
ENA Pin
Setting
PG Pin
Output
DC/DC
Converter
Operation
Remarks
Shutdown operation
L
Hi-Z (*1)
Shutdown
It is recommended to connect PG pin to VCC pin or VOUT
pin via a pull-up resistor.
When setting ENA pin to a low level, both VCC pin and
VOUT pin voltage drop to 0V. Therefore, PG pin outputs 0V.
Nominal operation
H
Hi-Z (*1)
Switching
−
Input under voltage protection
(Input UVLO)
H
L
Shutdown
After releasing UVLO state, this IC is automatically reset
with soft start.
Output under voltage protection
(Output UVP)
H
L
Switching
−
Output over voltage protection
(Output OVP)
H
L
Shutdown
−
Output over current protection
(Output OCP)
H
L
Switching
OCP operates to drop the output voltage.
Thermal shutdown (TSD)
H
L
Shutdown
After releasing TSD state, this IC is automatically reset with
soft start.
*1: PG pin is formed as an open drain structure. The internal MOSFET is in the OFF state.
Document Number: 002-08537 Rev. *B Page 11 of 19
S6BP201A
9. Application Circuit Example and Parts list
Figure 9-1 Application Circuit Example
RRT
5
8
13
7
11
6
12
9
EP
VOUT
VCC
VIN
22 kΩ
CVCC
4.7 μF
CVIN
0.1 μF
3
4
PVIN
2
15
LLX
2.2 μH
CBST
0.1 μF
VIN
CPVIN
10 μF
16
10
1
14 CVOUT_1
22 μF
VCC or VOUT
RPG
1 MΩ
VOUT
MODE
SYNC
ENA
PG
VOUT
CVOUT_2
22 μF
FOSC = 2.1 MHz
When selecting “VOUT output voltage = 5.0V”
VIN
VCC
FB
MODE
SYNC
ENA
RT
GND
GND
BST
LX1
LX2
VOUT
PGND1
PGND2
PG
S6BP201A
Table 9-1 Parts List
Symbol
Item
Value
Part Number
Vendor
Package Size
(W×L×H[mm])
Remarks
CVIN,
CBST
Ceramic capacitor
0.1 μF
CGA2B3X7R1H104K050BB
TDK
1.0×0.5×0.5
X7R, Rated Voltage: 50 Vdc
CPVIN
Ceramic capacitor
10 μF
CGA9N3X7R1H106K230KB
TDK
5.7×5.0×2.3
X7R, Rated Voltage: 50 Vdc
CVCC
Ceramic capacitor
4.7 μF
CGA4J3X7R1C475K125AB
TDK
2.0×1.25×1.25
X7R, Rated Voltage: 16 Vdc
CVOUT_1,
CVOUT_2
Ceramic capacitor
22 μF
CGA6P1X7R1C226M250AC
TDK
3.2×2.5×2.5
X7R, Rated Voltage: 16 Vdc
LLX
Inductor
2.2 μH
CLF7045T-2R2N-D
TDK
7.2×6.9×4.5
DCR: 14.6 mΩ, IDC_MAX: 5.5A
RRT
Resistor
22 kΩ
RK73H1JTTD2202F
KOA
0.8×1.6×0.45
−
RPG
Resistor
1 MΩ
RK73H1JTTD1004F
KOA
0.8×1.6×0.45
−
TDK: TDK Corporation
KOA: KOA Corporation
Document Number: 002-08537 Rev. *B Page 12 of 19
S6BP201A
10. Application Note
10.1 Setting the Operation Conditions
Operation State of DC/DC Convertor
The operation stage of DC/CD converter is set by both MODE pin and SYNC pin.
Table 10-1 Operation State of DC/DC Convertor
MODE Pin
SYNC Pin (Signal Input)
Operation State of DC/DC Convertor
L (*3)
L (*3)
Automatic PWM/PFM switching operation from an internal clock
External clock input (*5)
Fixed PWM operation with synchronizing signal from an external clock (*2)
H (*4)
Prohibition of use (*1)
H (*4)
L (*3)
Fixed PWM operation from an internal clock
External clock input (*5)
Fixed PWM operation with synchronizing signal from an external clock (*2)
H (*4)
Prohibition of use (*1)
*1: When setting SYNC pin to a high level, the quiescent current (IVINQ) is increased.
*2: Set the timing resistance (RRT) to 330 kΩ.
*3: Apply the GND1 or GND2 voltage.
*4: Apply the VOUT voltage.
*5: Apply the VOUT voltage at a high level. Apply the GND1 or GND2 voltage at a low level
Setting of Switching Frequency (Internal Clock)
The switching frequency (internal clock) can be set by RT resistor, which value is the timing resistance (RRT), connected to RT pin.
Set the timing resistance in a range within the following graph.
Figure 10-1 FOSC vs RRT Measured Characteristic
FOSC vs RRT Measured Characteristic
FOSC [MHz]
RRT [kΩ]
0
0.0
2.5
400
0.5
100
S6BP201AGraph001
1.0
1.5
2.0
200 300
The reference value can be calculated by the following formula.
FOSC : Switching frequency [Hz]
RRT : Timing resistance [Ω]
Document Number: 002-08537 Rev. *B Page 13 of 19
S6BP201A
Setting of Soft-start Time
The Soft-start time is determined by the timing resistance (RRT), the value of the resistor connected to RT pin.
TSS : Soft-start time [s]
FOSC : Switching frequency [Hz]
Consideration of VOUT Maximum Output Current
Make sure the VOUT maximum output current in a range within the following graph.
Figure 10-2 IVOUT vs VVIN
IVOUT vs VVIN
IVOUT [A]
VVIN [V]
0
0.0
1.2
12
0.2
1
S6BP201AGraph002
0.4
0.6
0.8
2 3 4 5 6 7 8 10 119
1.0
Ta=+25oC, FOSC=2.1MHz
Ta=+125oC, FOSC=2.1MHz
11. Development Support
The IC has a set of documentation, such as application notes, development tools, and online resources to assist you during your
development process. Visit www.cypress.com/automotive-pmic to find out more.
Document Number: 002-08537 Rev. *B Page 14 of 19
S6BP201A
12. Reference Data
The followings are the reference data measured under the conditions shown in ”9. Application Circuit Example and Parts list”.
Efficiency [%]
Load Current [A]
0
100
1
10
S6BP201AGraph004-1
20
40
50
60
70
Efficiency (Fixed PWM)
30
80
90
0.10.001
VVIN = 2.5 V
VVIN = 4.5 V
VVIN = 42 V
0.01
LLX = 2.2 µH, CVOUT_1 = CVOUT_2 = 22 µF
VVOUT = 5 V, FOSC = 2.1 MHz set, TA = +25oC,
VVIN = 12 V
Efficiency [%]
Load Current [A]
0
100
1
10
S6BP201AGraph004-2
20
40
50
60
70
Efficiency (Automatic PWM/PFM)
30
80
90
0.10.001
VVIN = 42 V
VVIN = 12 V
VVIN = 4.5 V
VVIN = 2.5 V
0.01
LLX = 2.2 µH, CVOUT_1 = CVOUT_2 = 22 µF
VVOUT = 5 V, FOSC = 2.1 MHz set, TA = +25oC,
Load Current [A] 1.0
S6BP201AGraph005
Load Regulation (Fixed PWM)
0.80.60.4
0.2
0
TA = +125 oC
TA = +25 oC
TA = －40 oC
VVOUT [V]
4.92
4.98
4.96
4.94
5.00
5.04
5.06
5.08 LLX = 2.2 µH, CVOUT_1 = CVOUT_2 = 22 µF
VVIN = 12V, VVOUT = 5 V, FOSC = 2.1 MHz set,
0.1 0.3 0.90.70.5
5.02
VVIN [V] 45
S6BP201AGraph006
Line Regulation (Fixed PWM)
352515
10
0
TA = +125 oC,
Load Current = 1 A
520 30 40
LLX = 2.2 µH, CVOUT_1 = CVOUT_2 = 22 µF
VVOUT = 5 V, FOSC = 2.1 MHz set,
TA = +25 oC,
Load Current = 1 A
TA = －40 oC,
Load Current = 1 A
VVOUT [V]
4.92
4.98
4.96
4.94
5.00
5.04
5.06
5.08
5.02
IVINQ [µA]
0
60
IVINQ vs VVIN (Automatic PWM/PFM)
40
20
80
100
120
140
TA = －40oC
VVIN [V]
S6BP201AGraph008-1
45100 20 25 405 15 30 35
TA = +25oC
TA = +125oC
LLX = 2.2 µH, CVOUT_1 = CVOUT_2 = 22 µF
VVOUT = 5 V, Load Current = 0 A, FOSC = 2.1 MHz set,
2 ms/div
ENA
5 V/div
VOUT
5 V/div
LX1
2 A/div
PG
5 V/div
VCC
5 V/div
Turn Off Response
2 ms/div
S6BP201AGraph009-1
ENA
5 V/div
VOUT
5 V/div
LX1
2 A/div
PG
5 V/div
VCC
5 V/div
Turn On Response
TA = +25oC, LLX = 2.2 µH, CVOUT_1 = CVOUT_2 = 22 µF
S6BP201AGraph009-2
Automatic PWM/PFMAutomatic PWM/PFM
VVIN = 12 V, VVOUT = 5 V, Load Current = 0 A, FOSC = 2.1 MHz set, TA = +25oC, LLX = 2.2 µH, CVOUT_1 = CVOUT_2 = 22 µF
VVIN = 12 V, VVOUT = 5 V, Load Current = 0 A, FOSC = 2.1 MHz set,
Document Number: 002-08537 Rev. *B Page 15 of 19
S6BP201A
S6BP201AGraph010-2
200 µs/div
Load Transient Response
S6BP201AGraph010-1
200 µs/div
VOUT
200 mV/div
Load
Current
500 mA/div
PG
5 V/div
Automatic PWM/PFMAutomatic PWM/PFM
Load Transient Response
AC-Coupled
500 mA/div
PG
5 V/div
VOUT
200 mV/div
AC-Coupled
LLX = 2.2 µH, CVOUT_1 = CVOUT_2 = 22 µF
VVIN = 12 V, VVOUT = 5 V, FOSC = 2.1 MHz set, TA = +25oC,
Load
Current
LLX = 2.2 µH, CVOUT_1 = CVOUT_2 = 22 µF
VVIN = 12 V, VVOUT = 5 V, FOSC = 2.1 MHz set, TA = +25oC,
0 A 1 A
/ 10 µs 1 A 0 A
/ 10 µs
S6BP201AGraph011-2
1 ms/div
VIN
10 V/div
VOUT
200 mV/div
PG
5 V/div
Cold Crank Line Transient Response Load Dump Line Transient Response
AC-Coupled
Automatic PWM/PFM
S6BP201AGraph011-1
4 ms/div
VIN
2 V/div
VOUT
200 mV/div
PG
5 V/div
AC-Coupled
Automatic PWM/PFM
2.5 V 6 V
/ 1 ms
/ 1 ms
11 V 2.5 V
VVOUT = 5 V, Load Current = 0.2 A, FOSC = 2.1 MHz set, TA = +25oC,
LLX = 2.2 µH, CVOUT_1 = CVOUT_2 = 22 µF VVOUT = 5 V, Load Current = 1 A, FOSC = 2.1 MHz set, TA = +25oC,
LLX = 2.2 µH, CVOUT_1 = CVOUT_2 = 22 µF
40 V 11 V
/ 1 ms
11 V 40 V
/ 1 ms
10 ms/div
S6BP201AGraph012-2
Ripple Waveform
1 µs/div
S6BP201AGraph012-1
LX1
2 V/div
Switching Waveform
VOUT
50 mV/div
Automatic PWM/PFM Automatic PWM/PFM
AC-Coupled
VVIN = 12 V, VVOUT = 5 V, Load Current = 1 A, FOSC = 2.1 MHz set,
TA = +25oC, LLX = 2.2 µH, CVOUT_1 = CVOUT_2 = 22 µF VVIN = 12 V, VVOUT = 5 V, Load Current = 0 A, FOSC = 2.1 MHz set,
TA = +25oC, LLX = 2.2 µH, CVOUT_1 = CVOUT_2 = 22 µF
Document Number: 002-08537 Rev. *B Page 16 of 19
S6BP201A
13. Usage Precaution
Printed circuit board ground lines should be set up with consideration for common impedance.
Take appropriate measures against static electricity.
Containers for semiconductor materials should have anti−static protection or be made of conductive material.
After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.
Work platforms, tools, and instruments should be properly grounded.
Working personnel should be grounded with resistance of 250 kΩ to 1 MΩ in serial body and ground.
Do not apply negative voltages.
The use of negative voltages below −0.3V may make the parasitic transistor activated to the LSI, and can cause malfunctions.
14. RoHS Compliance Information
This product has observed the standard of lead, cadmium, mercury, Hexavalent chromium, polybrominated biphenyls (PBB), and
polybrominated diphenyl ethers (PBDE).
15. Ordering Information
Table 15-1 Ordering Information
Order Code
Part Number (MPN) (*1)
Package
1A
S6BP201A1AST2B000
Plastic TSSOP16 (0.65 mm pitch), 16-pin
(SEC016)
4A
S6BP201A4AST2B000
7A
S6BP201A7AST2B000
MPN: Marketing Part Number
*1: Please contact our sales division for the part numbers (refer to "1. Product Lineup") not mentioned in this table.
Figure 15-1 Ordering Part Number Definitions
S 6B P 2 01 A XX S T2 B 000
Fixed on 000
Packing: B = 13 inch Tape and Reel
Package: T2 = TSSOP, Pure Sn / Low-Halogen
Reliability Grade: S = 10 ppm
Preset Condition (Order Code): See “Product Lineup”
Revision: A = 1st Revision
Product ID: 01
Topology: 2 = Switch-Mode Power Supply (Integrated FET)
Product Type: P = Power Management IC
Product Class: 6B = Automotive Analog
Company ID: S = Cypress
Document Number: 002-08537 Rev. *B Page 17 of 19
S6BP201A
16. Package Dimensions
Document Number: 002-08537 Rev. *B Page 18 of 19
S6BP201A
17. Major Changes
Spansion Publication Number: S6BP201A_DS405-00032
Page
Section
Change Results
Preliminary 0.1
−
−
Initial release
Preliminary 0.2
12
10. Electrical
Characteristics
"(TSD)" was added in the table of "10. Electrical Characteristics ".
NOTE: Please see “Document History” about later revised information.
Document History
Document Title: S6BP201A, ASSP, 42V, 1A, Synchronous Buck-boost DC/DC Converter IC
Document Number: 002-08537
Revision
ECN
Orig. of
Change
Submission
Date
Description of Change
**
−
HIXT
09/04/2015
New Spec.
*A
5056149
HIXT
12/18/2015
Added Block Diagram
Added Figure 15-1
Updated 16. Package Dimensions
*B
5164343
HIXT
03/08/2016
Added “AEC-Q100 compliant (Grade-1)” in Features
Added Figure 3-1 I/O Pin Equivalent Circuit Diagram
The followings in 7. Electrical Characteristics were updated.
The parameter name of IVOUT was changed from ”VOUT output voltage” to
“Maximum output current”
The max values of IVOUT were moved to the min column.
Added 11. Development Support
Added 12. Reference Data
Deleted the ES part number from Table 15-1
Document Number: 002-08537 Rev. *B March 8, 2016 Page 19 of 19
S6BP201A
Sales, Solutions, and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the
office closest to you, visit us at Cypress Locations.
Products
ARM® Cortex® Microcontrollers cypress.com/arm
Automotive cypress.com/automotive
Clocks & Buffers cypress.com/clocks
Interface cypress.com/interface
Lighting & Power Control cypress.com/powerpsoc
Memory cypress.com/memory
PSoC cypress.com/psoc
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless/RF cypress.com/wireless
PSoC® Solutions
cypress.com/psoc
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP
Cypress Developer Community
Community | Forums | Blogs | Video | Training
Technical Support
cypress.com/support
ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.
© Cypress Semiconductor Corporation 2015-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document,
including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries
worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other
intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then
Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form,
to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end
users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license
(without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software
solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or
compilation of the Software is prohibited.
CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not
assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or
programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application
made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of
weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or
hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any
component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in
whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall
indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of
Cypress products.
Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the
United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.
