74LVT162373
3.3 V LVT 16-bit transparent D-type latch
with 30 Ω termination resistors (3-State)
Product specification
IC23 Data Handbook
1999 Sep 23
INTEGRATED CIRCUITS
Philips Semiconductors Product specification
74LVT162373
3.3 V LVT 16-bit transparent D-type latch
with 30 Ω termination resistors (3-State)
2
1999 Sep 23 853-2172 22406
FEATURES
•16-bit transparent latch
•3-State buffers
•Output capability: +12 mA / –12 mA
•TTL input and output switching levels
•Input and output interface capability to systems at 5 V supply
•Bus-hold data inputs eliminate the need for external pull-up
resistors to hold unused inputs
•Live insertion/extraction permitted
•Outputs include series resistance of 30 Ω making external
resistors unnecessary
•Power-up reset
•Power-up 3-State
•No bus current loading when output is tied to 5 V bus
•Latch-up protection exceeds 500 mA per JEDEC Std 17
•ESD protection exceeds 2000 V per MIL STD 883 Method 3015
and 200 V per Machine Model
DESCRIPTION
The 74LVT162373 is a high-performance BiCMOS product designed
for VCC operation at 3.3 V.
This device is a 16-bit transparent D-type latch with non-inverting
3-State bus compatible outputs. The device can be used as two
8-bit latches or one 16-bit latch. When Latch Enable (LE) input is
High, the Q outputs follow the data (D) inputs. When Latch Enable is
taken Low, the Q outputs are latched at the levels of the D inputs
one setup time prior to the High-to-Low transition.
The 74LVT162373 is designed with 30 Ω series resistance in both
the High and Low states of the output. This design reduces the
noise in applications such as memory address drivers, clock drivers,
and bus receivers/transmitters.
QUICK REFERENCE DATA
SYMBOL PARAMETER CONDITIONS
Tamb = 25 °CTYPICAL UNIT
tPLH
tPHL Propagation delay
nDx to nQx CL = 50 pF;
VCC = 3.3 V 3.0 ns
CIN Input capacitance VI = 0 V or 3.0 V 3 pF
COUT Output capacitance Outputs disabled; VO = 0 V or 3.0 V 9 pF
ICCZ Total supply current Outputs disabled; VCC = 3.6 V 70 µA
ORDERING INFORMATION
PACKAGES TEMPERATURE RANGE ORDERING CODE DWG NUMBER
48-Pin Plastic SSOP Type III –40 °C to +85 °C74LVT162373 DL SOT370-1
48-Pin Plastic TSSOP Type II –40 °C to +85 °C74LVT162373 DGG SOT362-1
Philips Semiconductors Product specification
74LVT162373
3.3 V LVT 16-bit transparent D-type latch
with 30 Ω termination resistors (3-State)
1999 Sep 23 3
PIN CONFIGURATION
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1OE
1Q0
1Q1
GND
1Q2
1Q3
1Q4
1Q5
GND
1Q6
1Q7
2Q0
2Q1
GND
2Q3
VCC
2Q4
VCC
2Q2
2Q5
GND
2Q7
2OE
2Q6
1LE
1D0
1D1
GND
1D2
1D3
1D4
1D5
GND
1D6
1D7
2D0
2D1
GND
2D3
VCC
2D4
VCC
2D2
2D5
GND
2D7
2LE
2D6
SA00043
PIN DESCRIPTION
PIN NUMBER SYMBOL FUNCTION
47, 46, 44, 43, 41,
40, 38, 37, 36, 35,
33, 32, 30, 29, 27, 26 1D0 – 1D7
2D0 – 2D7 Data inputs
2, 3, 5, 6, 8, 9, 11,
12, 13, 14, 16, 17,
19, 20, 22, 23 1Q0 – 1Q7
2Q0 – 2Q7 Data outputs
1, 24 1OE, 2OE Output Enable inputs
(active-Low)
48, 25 1LE, 2LE Latch Enable inputs
(active-High)
4, 10, 15, 21,
28, 34, 39, 45 GND Ground (0V)
7, 18, 31, 42 VCC Positive supply voltage
LOGIC SYMBOL
32
1Q0 1Q1 1Q2
65
1Q3
47 46 44 43
1D0 1D1 1D2 1D3
48
1
98
1Q4 1Q5 1Q6
1211
1Q7
41 40 38 37
1D4 1D5 1D6 1D7
1LE
1OE
1413 1716
36 35 33 32
25
24
2019 2322
30 29 27 26
2Q0 2Q1 2Q2 2Q3
2D02D212D2 2D3
2Q4 2Q5 2Q6 2Q7
2D4 2D5 2D6 2D7
2LE
2OE
SA00044
LOGIC SYMBOL (IEEE/IEC)
48
1EN
1 ∇
46
44
43
41
40
38
37
36
C3
2EN
C4
2 ∇
1
24
25
47
35
33
32
30
29
27
26
3
2
5
6
8
9
11
12
13
14
16
17
19
20
22
23
SW00010
1OE
1LE
2OE
2LE
1D1
1D2
1D3
1D4
1D5
1D6
1D7
2D1
2D2
2D3
2D4
2D5
2D6
2D7
2D8
1Q1
1Q2
1Q3
1Q4
1Q5
1Q6
1Q7
1Q8
2Q1
2Q2
2Q3
2Q4
2Q5
2Q8
1D8
2Q6
2Q7
3D
4D
Philips Semiconductors Product specification
74LVT162373
3.3 V LVT 16-bit transparent D-type latch
with 30 Ω termination resistors (3-State)
1999 Sep 23 4
LOGIC DIAGRAM
E Q
D
nD0
nQ0
EQ
D
nD1
EQ
D
nD2
EQ
D
nD3
EQ
D
nD4
EQ
D
nD5
EQ
D
nD6
EQ
D
nD7
nQ1 nQ2 nQ3 nQ4 nQ5 nQ6 nQ7
nLE
nOE
SA00046
FUNCTION TABLE
INPUTS INTERNAL OUTPUTS
OPERATING MODE
nOE nLE nDx REGISTER nQ0 – nQ7
OPERATING
MODE
L
LH
HL
HL
HL
HEnable and read register
L
L↓
↓l
hL
HL
HLatch and read register
L L X NC NC Hold
H
HL
HX
nDx NC
nDx Z
ZDisable outputs
H = High voltage level
h = High voltage level one set-up time prior to the High-to-Low E transition
L = Low voltage level
l = Low voltage level one set-up time prior to the High-to-Low E transition
NC= No change
X = Don’t care
Z = High impedance “off” state
↓= High-to-Low LE transition
SCHEMATIC OF EACH OUTPUT
OUTPUT
27 Ω
27 Ω
VCC
SW00503
Philips Semiconductors Product specification
74LVT162373
3.3 V LVT 16-bit transparent D-type latch
with 30 Ω termination resistors (3-State)
1999 Sep 23 5
ABSOLUTE MAXIMUM RATINGS1, 2
SYMBOL PARAMETER CONDITIONS RATING UNIT
VCC DC supply voltage –0.5 to +4.6 V
IIK DC input diode current VI < 0 –50 mA
VIDC input voltage3–0.5 to +7.0 V
IOK DC output diode current VO < 0 –50 mA
VOUT DC output voltage3Output in Off or High state –0.5 to +7.0 V
IO
DC out
p
ut current
Output in Low state 128
mA
I
OUT
DC
o
u
tp
u
t
c
u
rrent
Output in High state –64
mA
Tstg Storage temperature range –65 to +150 °C
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction
temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
LIMITS
UNIT
SYMBOL
PARAMETER
MIN MAX
UNIT
VCC DC supply voltage 2.7 3.6 V
VIInput voltage 0 5.5 V
VIH High-level input voltage 2.0 V
VIL Input voltage 0.8 V
IOH High-level output current –12 mA
IOL Low-level output current 12 mA
∆t/∆vInput transition rise or fall rate; Outputs enabled 10 ns/V
Tamb Operating free-air temperature range –40 +85 °C
Philips Semiconductors Product specification
74LVT162373
3.3 V LVT 16-bit transparent D-type latch
with 30 Ω termination resistors (3-State)
1999 Sep 23 6
DC ELECTRICAL CHARACTERISTICS
LIMITS
SYMBOL PARAMETER TEST CONDITIONS Temp = –40°C to +85°C UNIT
MIN TYP1MAX
VIK Input clamp voltage VCC = 2.7V; IIK = –18mA –0.85 –1.2 V
VOH High-level output voltage VCC = 3.0V ; IOH = –12mA 2.0
VOL Low–level output voltage VCC = 3.0V ; IOL = 16mA 0.8 V
VRST Power-up output Low voltage5VCC = 3.6V ; IO = 1mA; VI = GND or VCC 0.1 0.55 V
VCC = 3.6V ; V I = VCC or GND Control pins 0.1 ±1
I
In
p
ut leakage current
VCC = 0 or 3.6V ; V I = 5.5V 0.4 10
µA
I
I
Inp
u
t
leakage
c
u
rrent
VCC = 3.6V ; V I = VCC
Data
p
ins4
0.1 1 µ
A
VCC = 3.6V ; V I = 0
Data
pins4
–0.4 –5
IOFF Output off current VCC = 0V ; VI or VO = 0 to 4.5V 0.1 ±100 µA
7
VCC = 3V ; VI = 0.8V 75 135
IHOLD Bus Hold current D inputs
7
VCC = 3V ; VI = 2.0V –75 –135 µA
VCC = 0V to 3.6V ; V CC = 3.6V ±500
IEX Current into an output in the
High state when VO > VCC VO = 5.5V ; V CC = 3.0V 50 125 µA
IPU/PD Power up/down 3-State output
current3VCC ≤ 1.2V; VO = 0.5V to VCC; VI = GND or VCC;
OE/OE = Don’t care 1±100 µA
IOZH 3-State output High current VCC = 3.6V ; V O = 3.0V; VI = VIH or VIL 0.5 5
µA
IOZL 3-State output Low current VCC = 3.6V ; V O = 0.5V; VI = VIH or VIL 0.5 –5 µ
A
ICCH VCC = 3.6V ; Outputs High, VI = GND or VCC, IO = 0 0.07 0.12
ICCL Quiescent supply current VCC = 3.6V ; Outputs Low, VI = GND or VCC, IO = 0 4.0 6 mA
ICCZ VCC = 3.6V; Out puts Di sabled; VI = GND or VCC, IO = 060.07 0.12
∆ICC Additional supply current per
input pin2VCC = 3V to 3.6V ; One input at V CC-0.6V,
Other inputs at VCC or GND 0.1 0.2 mA
NOTES:
1. All typical values are at VCC = 3.3V and Tamb = 25°C.
2. This is the increase in supply current for each input at the specified voltage level other than VCC or GND.
3. This parameter is valid for any VCC between 0V and 1.2V with a transition time of up to 10msec. From VCC = 1.2V to VCC = 3.3V ±0.3V a
transition time of 100µsec is permitted. This parameter is valid for Tamb = 25°C only.
4. Unused pins at VCC or GND.
5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
6. ICCZ is measured with outputs pulled to VCC or GND.
7. This is the bus hold overdrive current required to force the input to the opposite logic state.
Philips Semiconductors Product specification
74LVT162373
3.3 V LVT 16-bit transparent D-type latch
with 30 Ω termination resistors (3-State)
1999 Sep 23 7
AC CHARACTERISTICS
GND = 0V ; tR = tF = 2.5ns; CL = 50pF; RL = 500Ω; Tamb = –40°C to +85°C. LIMITS
SYMBOL PARAMETER WAVEFORM VCC = 3.3V ±0.3V VCC = 2.7V UNIT
MIN TYP1MAX MAX
tPLH
tPHL Propagation delay
nDx to nQx 20.5
0.5 2.5
2.5 4.6
4.0 5.1
4.3 ns
tPLH
tPHL Propagation delay
nLE to nQx 10.5
0.5 3.0
3.0 5.1
4.6 5.8
4.3 ns
tPZH
tPZL Output enable time
to High and Low level 4
50.1
0.1 3.5
3.2 5.4
4.9 6.6
5.5 ns
tPHZ
tPLZ Output disable time
from High and Low Level 4
50.1
0.1 3.5
3.2 5.4
5.1 5.7
5.0 ns
NOTE:
1. All typical values are at VCC = 3.3V and Tamb = 25°C.
AC SETUP REQUIREMENTS
GND = 0V ; tR = tF = 2.5ns; CL = 50pF; RL = 500Ω; Tamb = –40°C to +85°C. LIMITS
SYMBOL PARAMETER WAVEFORM VCC = 3.3V ±0.3V VCC = 2.7V UNIT
MIN TYP MIN
tS(H)
tS(L) Setup time
nDx to nLE 31.5
2.0 0.1
0.2 1.0
2.0 ns
th(H)
th(L) Hold time
nDx to nLE 31.0
1.5 0
01.0
2.0 ns
tW(H) nLE pulse width
High 1 1.5 0.5 1.5 ns
AC WAVEFORMS
For all waveforms, VM = 1.5V.
VMVMVM
VMVM
tw(H)
tPHL tPLH
nLE
nQx
SW00011
2.7V
0V
VOH
VOL
W aveform 1. Propagation Delay, Latch Enable to Output,
and Latch Enable Pulse Width
nDx VM
tPLH tPHL
nQx VM
VM
VM
SW00012
2.7V
0V
VOH
VOL
W aveform 2. Propagation Delay for Data to Outputs
NOTE: The shaded areas indicate when the input is permitted
to change for predictable output performance.
ÉÉÉ
ÉÉÉ
ÉÉÉ
ÉÉÉÉÉÉÉ
ÉÉÉÉÉÉÉ
ÉÉÉÉÉÉÉ
ÉÉÉÉ
ÉÉÉÉ
ÉÉÉÉ
VM
nDx
VMVM
VMVM
nLE
ts(H) th(H) ts(L) th(L)
SW00013
VM
2.7V
0V
2.7V
0V
Waveform 3. Data Setup and Hold Times
nOE VM
tPZH tPHZ
0V
nQx VM
VM
SW00014
2.7V
0V
VOH -0.3V
VOH
W aveform 4. 3-State Output Enable time to High Level
and Output Disable Time from High Level
Philips Semiconductors Product specification
74LVT162373
3.3 V LVT 16-bit transparent D-type latch
with 30 Ω termination resistors (3-State)
1999 Sep 23 8
nOE
tPZL tPLZ
0V
nQx
VM
VM
VM
SW00015
2.7V
3V
VOL
VOL +0.3V
W aveform 5. 3-State Output Enable Time to Low Level
and Output Disable Time from Low Level
TEST CIRCUIT AND WAVEFORMS
PULSE
GENERATOR
RT
VIN
D.U.T.
VOUT
CLRL
VCC
RL
OPEN VMVM
tWAMP (V)
NEGATIVE
PULSE 10% 10%
90% 90%
0V
VMVM
tW
AMP (V)
POSITIVE
PULSE
90% 90%
10% 10% 0V
tTHL (tF)
tTLH (tR)t
THL (tF)
tTLH (tR)
VM = 1.5V
Input Pulse Definition
DEFINITIONS
RL = Load resistor; see AC CHARACTERISTICS for value.
CL = Load capacitance includes jig and probe capacitance;
see AC CHARACTERISTICS for value.
RT = Termination resistance should be equal to ZOUT of
pulse generators.
GND
6V
SW00003
Test Circuit for 3-State Outputs
TEST SWITCH
tPHZ/tPZH GND
tPLZ/tPZL 6V
tPLH/tPHL open
SWITCH POSITION
INPUT PULSE REQUIREMENTS
FAMILY Amplitude Rep. Rate tWtRtF
74LVT16 2.7V ≤10MHz 500ns ≤2.5ns ≤2.5ns
Philips Semiconductors Product specification
74LVT162373
3.3 V LVT 16-bit transparent D-type latch
with 30 Ω termination resistors (3-State)
1999 Sep 23 9
SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm SOT370-1
Philips Semiconductors Product specification
74LVT162373
3.3 V LVT 16-bit transparent D-type latch
with 30 Ω termination resistors (3-State)
1999 Sep 23 10
TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm SOT362-1
Philips Semiconductors Product specification
74LVT162373
3.3 V LVT 16-bit transparent D-type latch
with 30 Ω termination resistors (3-State)
1999 Sep 23 11
NOTES
Philips Semiconductors Product specification
74LVT162373
3.3 V LVT 16-bit transparent D-type latch
with 30 Ω termination resistors (3-State)
1999 Sep 23 12
Definitions
Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or
at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended
periods may af fect device reliability.
Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips
Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or
modification.
Disclaimers
Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can
reasonably be expected to result in personal injury . Philips Semiconductors customers using or selling these products for use in such applications
do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard
cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless
otherwise specified.
Philips Semiconductors
811 East Arques A venue
P.O. Box 3409
Sunnyvale, California 94088–3409
Telephone 800-234-7381
Copyright Philips Electronics North America Corporation 1999
All rights reserved. Printed in U.S.A.
Date of release: 09-99
Document order number: 9397 750 06507
Data sheet
status
Objective
specification
Preliminary
specification
Product
specification
Product
status
Development
Qualification
Production
Definition [1]
This data sheet contains the design target or goal specifications for product development.
Specification may change in any manner without notice.
This data sheet contains preliminary data, and supplementary data will be published at a later date.
Philips Semiconductors reserves the right to make changes at any time without notice in order to
improve design and supply the best possible product.
This data sheet contains final specifications. Philips Semiconductors reserves the right to make
changes at any time without notice in order to improve design and supply the best possible product.
Data sheet status
[1] Please consult the most recently issued datasheet before initiating or completing a design.
