Switching
Stage
Sampling
Comparator (SC)
OPA615
Biasing
OTA
Hold
Control
Emitter
2
Collector
(IOUT)
12
1
S/H
In+
S/H
In
+VCC VCC
IQAdjust
SOTA
BaseCHOLD
Ground
349
7
10
11
13 5
OPA615
www.ti.com
...................................................................................................................................... SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009
Wide-Bandwidth, DC Restoration Circuit
Check for Samples: OPA615
1FEATURES DESCRIPTION
2 PROPAGATION DELAY: 1.9ns The OPA615 is a complete subsystem for very fast
and precise DC restoration, offset clamping, and
BANDWIDTH: low-frequency hum suppression of wideband
OTA: 710MHz amplifiers or buffers. Although it is designed to
Comparator: 730MHz stabilize the performance of video signals, the circuit
LOW INPUT BIAS CURRENT: ±1μAcan also be used as a sample-and-hold amplifier,
SAMPLE-AND-HOLD SWITCHING high-speed integrator, or peak detector for
TRANSIENTS: ±5mV nanosecond pulses. The device features a wideband
Operational Transconductance Amplifier (OTA) with a
SAMPLE-AND-HOLD FEEDTHROUGH high-impedance cascode current source output and
REJECTION: 100dB fast and precise sampling comparator that together
CHARGE INJECTION: 40fC set a new standard for high-speed applications. Both
HOLD COMMAND DELAY TIME: 2.5ns the OTA and the sampling comparator can be used
as stand-alone circuits or combined to form a more
TTL/CMOS HOLD CONTROL complex signal processing stage. The self-biased,
bipolar OTA can be viewed as an ideal
APPLICATIONS voltage-controlled current source and is optimized for
BROADCAST/HDTV EQUIPMENT low input bias current. The sampling comparator has
TELECOMMUNICATIONS EQUIPMENT two identical high-impedance inputs and a current
source output optimized for low output bias current
HIGH-SPEED DATA ACQUISITION and offset voltage; it can be controlled by a
CAD MONITORS/CCD IMAGE PROCESSING TTL-compatible switching stage within a few
NANOSECOND PULSE INTEGRATOR/PEAK nanoseconds. The transconductance of the OTA and
DETECTOR sampling comparator can be adjusted by an external
PULSE CODE MODULATOR/DEMODULATOR resistor, allowing bandwidth, quiescent current, and
COMPLETE VIDEO DC LEVEL RESTORATION gain trade-offs to be optimized.
SAMPLE-AND-HOLD AMPLIFIER The OPA615 is available in both an SO-14
SHC615 UPGRADE surface-mount and an MSOP-10 package.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 2004–2009, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
OPA615
SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009......................................................................................................................................
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
Table 1. ORDERING INFORMATION(1)
SPECIFIED
PACKAGE TEMPERATURE PACKAGE TRANSPORT MEDIA,
PRODUCT PACKAGE DESIGNATOR RANGE MARKING ORDERING NUMBER QUANTITY
OPA615ID Rails, 50
OPA615 SO-14 D –40°C to +85°C OPA615ID OPA615IDR Tape and Reel, 2500
OPA615IDGST Tape and Reel, 250
OPA615 MSOP-10 DGS –40°C to +85°C BJT OPA615IDGSR Tape and Reel, 2500
(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
ABSOLUTE MAXIMUM RATINGS(1)
Supply Voltage ±6.5V
Differential Input Voltage ±VS
Common-Mode Input Voltage Range ±VS
Hold Control Pin Voltage –VSto +VS
Storage Temperature Range –65°C to +125°C
Junction Temperature (TJ) +150°C
ESD Ratings:
Human Body Model (HBM)(2) 1000V
Charge Device Model (CDM) 1000V
Machine Model (MM) 150V
(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may
degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond
those specified is not implied.
(2) Pin 2 for the SO-14 package and pin 1 for the MSOP-10 package > 500V HBM.
2Submit Documentation Feedback Copyright © 2004–2009, Texas Instruments Incorporated
Product Folder Link(s): OPA615
Switching
Stage
Sampling
Comparator (SC)
OPA615
Biasing
OTA
Hold
Control
Emitter
2
Collector
(IOUT)
12
1
S/H
In+
S/H
In
+VCC VCC
IQAdjust
SOTA
Base
CHO LD
Ground
349
7
10
11
13 5
Switching
Stage
Sampling
Comparator (SC)
OPA615
Biasing
OTA
Hold
Control
Emitter
1
Collector
(IOUT)
9
S/H
In+
S/H
In
+VCC VCC
SOTA
Base
CHOLD
Ground
236
5
7
8
10 4
MSOP−10SO−14
1
2
3
4
5
10
9
8
7
6
+VCC
IOUT, Collector, C
S/H In
S/H In+
Ground
Emitter, E
Base, B
CHOLD
VCC
Hold Control
BJT
MSOP−10
NOTE: (1) No Connection.
1
2
3
4
5
6
7
14
13
12
11
10
9
8
NC(1)
+VCC
IOUT, Collector, C
S/H In
S/H In+
Ground
NC(1)
IQAdjust
Emitter, E
Base, B
CHOLD
VCC
NC(1)
Hold Control
OPA615
SO−14
Top View
OPA615
www.ti.com
...................................................................................................................................... SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009
BLOCK DIAGRAMS
PIN CONFIGURATIONS
Copyright © 2004–2009, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): OPA615
OPA615
SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009......................................................................................................................................
www.ti.com
ELECTRICAL CHARACTERISTICS: VS= ±5V
RL= 100, RQ= 300, and RIN = 50, unless otherwise noted.
OPA615ID, OPA615IDGS
TYP MIN/MAX OVER TEMPERATURE
0°C to –40°C to MIN/ TEST
PARAMETER CONDITIONS +25°C +25°C (2) 70°C (3) +85°C (3) UNIT MAX LEVEL (1)
AC PERFORMANCE (OTA) See Figure 36b
Small-Signal Bandwidth (B to E) VO= 200mVPP, RL= 500710 MHz min C
VO= 1.4VPP, RL= 500770 MHz min C
VO= 2.8VPP, RL= 500230 MHz min C
Large-Signal Bandwidth (B to E) VO= 5VPP, RL= 500200 MHz min C
Small-Signal Bandwidth (B to C) G = +1, VO= 200mVPP, RL= 100440 MHz min C
G = +1, VO= 1.4VPP, RL= 100475 MHz min C
G = +1, VO= 2.8VPP, RL= 100230 MHz min C
Large-Signal Bandwidth (B to C) G = +1, VO= 5VPP, RL= 100230 MHz min C
Rise-and-Fall Time (B to E) VO= 2VPP, RL= 5002 ns max C
Rise-and-Fall Time (B to C) G = +1, VO= 2VPP, RL= 1002 ns max C
Harmonic Distortion (B to E) RE= 100
2nd-Harmonic VO= 1.4VPP, f = 30MHz –62 –50 –48 –47 dBc min B
3rd-Harmonic VO= 1.4VPP, f = 30MHz –47 –40 –35 –33 dBc min B
Input Voltage Noise Base Input, f > 100kHz 4.6 6.2 6.9 7.4 nV/Hz max B
Input Current Noise Base Input, f > 100kHz 2.5 3.1 3.6 3.9 pA/Hz max B
Input Current Noise Emitter Input, f > 100kHz 21 23 25 27 pA/Hz max B
DC PERFORMANCE (OTA) See Figure 37b
Transconductance (V-base to I-collector) VB= ±5mVPP, RC= 0, RE= 072 65 63 58 mA/V min A
B-Input Offset Voltage VB= 0V, RC= 0V, RE= 100±4 ±40 ±47 ±50 mV max A
B-Input Offset Voltage Drift VB= 0V, RC= 0V, RE= 100±160 ±160 μV/°C max B
B-Input Bias Current VB= 0V, RC= 0V, RE= 100±0.5 ±0.9 ±1.5 ±1.7 μA max A
B-Input Bias Current Drift VB= 0V, RC= 0V, RE= 100±12 ±12 nA/°C max B
E-Input Bias Current VB= 0V, VC= 0V ±35 ±110 ±120 ±135 μA min A
E-Input Bias Current Drift VB= 0V, VC= 0V ±200 ±250 nA/°C max B
C-Output Bias Current VB= 0V, VC= 0V ±35 ±100 ±110 ±125 μA max A
C-Output Bias Current VB= 0V, VC= 0V ±200 ±250 nA/°C max B
INPUT (OTA Base) See Figure 37b
Input Voltage Range RE= 100±3.4 ±3.2 ±3.1 ±3.0 V min B
Input Impedance B-Input 7 || 1.5 M|| pF typ C
OTA Power-Supply Rejection Ratio ±VSto VIO at E-Input 54 49 47 46 dB min A
(–PSRR)
OUTPUT (OTA Collector) See Figure 37b
Output Voltage Compliance IE= 2mA ±3.5 ±3.4 ±3.4 ±3.4 V min A
Output Current VC= 0V ±20 ±18 ±17 ±17 mA min A
Output Impedance VC= 0V 1.2 || 2 M|| pF typ C
COMPARATOR PERFORMANCE
AC Performance
Output Current Bandwidth IO< 4mAPP 730 520 480 400 MHz min B
Output Current Rise and Fall Time IIO = ±2mAPP, RL= 50at CHOLD 1.4 1.5 1.7 2 ns max B
Control Propagation Delay Time Hold Track and Track Hold 2.5 ns typ C
Signal Propagation Delay Time S/H In+ S/H In– to CHOLD Current 1.9 ns typ C
Input Differential Voltage Noise S/H In+ S/H In– 6 7.5 8 9 nV/Hz max B
Charge Injection Track-to-Hold 40 fC typ C
Feedthrough Rejection Hold Mode, VIN = 1VPP, f < 20MHz 100 dB typ C
(1) Test levels: (A) 100% tested at +25°C. Over temperature limits set by characterization and simulation. (B) Limits set by characterization
and simulation. (C) Typical value only for information.
(2) Junction temperature = ambient for +25°C tested specifications.
(3) Junction temperature = ambient at low temperature limit; junction temperature = ambient +23°C at high temperature limit for over
temperature specifications.
4Submit Documentation Feedback Copyright © 2004–2009, Texas Instruments Incorporated
Product Folder Link(s): OPA615
OPA615
www.ti.com
...................................................................................................................................... SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009
ELECTRICAL CHARACTERISTICS: VS= ±5V (continued)
RL= 100, RQ= 300, and RIN = 50, unless otherwise noted.
OPA615ID, OPA615IDGS
TYP MIN/MAX OVER TEMPERATURE
0°C to –40°C to MIN/ TEST
PARAMETER CONDITIONS +25°C +25°C (2) 70°C (3) +85°C (3) UNIT MAX LEVEL (1)
DC Performance
Input Bias Current S/H In+ = S/H In– = 0V ±1 ±3 ±3.5 ±4.0 μA max A
Output Offset Current S/H In+ = S/H In– = 0V, Track Mode ±10 ±50 ±70 ±80 μA max A
Input Impedance S/H In+ and S/H In– 200 || 1.2 k|| pF typ C
Input Differential Voltage Range S/H In+ S/H In– ±3.0 V typ C
Input Common-Mode Voltage Range S/H In+ and S/H In– ±3.2 V typ C
Common-Mode Rejection Ratio (CMRR) ±2 ±50 ±55 ±60 μA/V max A
Output Voltage Compliance CHOLD Pin ±3.5 V typ C
Output Current CHOLD Pin ±5 ±3 ±2.5 ±2.0 mA min A
Output Impedance CHOLD Pin 0.5 || 1.2 M|| pF typ C
Transconductance S/H In+ S/H In– to CHOLD Current 35 21 20 19 mA/V min A
VIN = 300mVPP
Minimum Hold Logic High Voltage Tracking High 22 2 V max A
Maximum Hold Logic Low Voltage Holding Low 0.8 0.8 0.8 V min A
Logic High Input Current VHOLD = +5V ±0.5 ±1 ±1 ±1.2 μA max A
Logic Low Input Current VHOLD = 0V 140 200 220 230 μA max A
Comparator Power-Supply Rejection S/H In+ = S/H In– = 0V, Track Mode ±2 ±50 ±55 ±60 μA/V max A
Ratio (PSRR)
POWER SUPPLY
Specified Operating Voltage ±5 V typ C
Minimum Operating Voltage ±4 ±4 ±4 V min B
Maximum Operating Voltage ±6.2 ±6.2 ±6.2 V max A
Maximum Quiescent Current RQ= 300(4) 13 14 16 17 mA max A
Minimum Quiescent Current RQ= 300(4) 13 12 11 9 mA min A
THERMAL CHARACTERISTICS
Specified Operating Range D Package –40 to +85 °C typ C
Thermal Resistance θJA Junction-to-Ambient
DGS MSOP-10 125 °C/W typ C
D SO-14 100 °C/W typ C
(4) SO-14 package only.
Copyright © 2004–2009, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): OPA615
120
100
80
60
40
20
0
Frequency (Hz)
Transconductance (mA/V)
10k 1M 10M 100M 1G
IOUT
VIN
5050
IQ= 14.3mA (89mA/V), RQ= 0
IQ= 13mA (72mA/V), RQ= 300
IQ= 9.6mA (28mA/V), RQ= 2k
VIN = 10mVPP
120
100
80
60
40
30
0
Quiescent Current (mA)
Transconductance (mA/V)
8 9 10 11 12 13 14 15
VIN = 100mVPP
IOUT
VIN
5050
100
90
80
70
60
50
40
30
20
Input Voltage (mV)
Transconductance (mA/V)
50 40 30 20 10 0 10 20 30 40 50
Small−Signal Around Input Voltage
IQ= 9.6mA
IQ= 14.3mA
IQ= 13mA
20
15
10
5
0
5
10
15
20
OTA Input Voltage (mV)
OTA Output Current (mA)
200 0 200
150 100 50 50 100 150
IQ= 9.6mA
IQ= 14.3mA
IQ= 13mA
IOUT
VIN
5050
0.15
0.10
0.05
0
0.05
0.10
0.15 Time (10ns/div)
Output Voltage (V)
fIN = 10MHz
G = +1V/V
VIN = 0.2VPP
3
2
1
0
1
2
3Time (10ns/div)
Output Voltage (V)
fIN = 10MHz
G = +1V/V
VIN = 4VPP
OPA615
SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009......................................................................................................................................
www.ti.com
TYPICAL CHARACTERISTICS
TA= +25°C and IQ= 13mA, unless otherwise noted.
OTA OTA TRANSCONDUCTANCE vs FREQUENCY OTA TRANSCONDUCTANCE vs QUIESCENT CURRENT
Figure 1. Figure 2.
OTA TRANSCONDUCTANCE vs INPUT VOLTAGE OTA TRANSFER CHARACTERISTICS
Figure 3. Figure 4.
OTA-C SMALL SIGNAL PULSE RESPONSE OTA-C LARGE SIGNAL PULSE RESPONSE
Figure 5. Figure 6.
6Submit Documentation Feedback Copyright © 2004–2009, Texas Instruments Incorporated
Product Folder Link(s): OPA615
140
120
100
80
60
40
20
0
Quiescent Current (mA)
OTA B−Input Resistance (M)
8 9 10 1211 13 14 15
18
16
14
12
10
8
6
4
2
0
Quiescent Current (mA)
OTA C−Output Resistance (M)
8 9 10 11 12 13 14 15
180
160
140
120
100
80
60
40
20
0
Quiescent Current (mA)
OTA E−Output Resistance ()
8 9 10 11 12 13 14 15
2.0
1.5
1.0
0.5
0
0.5
1.0
1.5
2.0
Ambient Temperature (_C)
B−Input Offset Voltage (mV)
0.10
0.05
0
0.05
0.10
B−Input Bias Current (µV)
40 20 120
0 20 40 60 80 100
B−Input Bias Current
B−Input Offset Voltage
35
30
25
20
15
10
5
0
5
10
15
20
25
30
35
OTA−B Input Voltage (mV)
OTA−C Output Current (mA)
3.5 32.5 21.5 10.5 0 0.5 1 1.5 2 2.5 3 3.5
IOUT
VIN
Degenerated E−Input
RE= RL= 100
100
100
IQ= 14.3mA
IQ= 13mA
IQ= 9.6mA
OPA615
www.ti.com
...................................................................................................................................... SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009
TYPICAL CHARACTERISTICS (continued)
TA= +25°C and IQ= 13mA, unless otherwise noted.
OTA B-INPUT RESISTANCE vs QUIESCENT CURRENT OTA C-OUTPUT RESISTANCE vs QUIESCENT CURRENT
Figure 7. Figure 8.
OTA E-OUTPUT RESISTANCE vs QUIESCENT CURRENT OTA INPUT VOLTAGE AND CURRENT NOISE DENSITY
Figure 9. Figure 10.
OTA B-INPUT OFFSET VOLTAGE AND BIAS CURRENT
vs TEMPERATURE OTA TRANSFER CHARACTERISTICS vs INPUT VOLTAGE
Figure 11. Figure 12.
Copyright © 2004–2009, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): OPA615
200
160
120
80
40
0
40
80
120
160
200 Time (20ns/div)
Output Voltage (mV)
2.0
1.6
1.2
0.8
0.4
0
0.4
0.8
1.2
1.6
2.0
Output Voltage (V)
VIN
VO
50
100
500
Small−Signal
±80mV
Left Scale
Large−Signal
±1.6V
Right Scale
3
0
3
6
9
12
15
Frequency (Hz)
Gain (dB)
1M 10M 100M 1G
VIN
VO
50
100
500
VO= 0.6VPP
VO= 1.4VPP
VO= 5VPP
VO= 2.8VPP
VO= 0.2VPP
40
45
50
55
60
65
70
Frequency (MHz)
Harmonic Distortion (dBc)
1 10 100
VOUT = 1.4VPP
2nd−Harmonic
3rd−Harmonic
VIN
VOUT
50
100
3
0
3
6
9
12
15
Frequency (Hz)
Gain (dB)
1M 10M 100M 1G
VO= 0.6VPP
VO= 1.4VPP
VO= 0.2VPP
VO= 2.8VPP
VO= 5VPP
VIN
VO
50
100
100
20
25
30
35
40
45
50
55
60
Frequency (MHz)
Harmonic Distortion (dBc)
1 10 100
VOUT = 1.4VPP
VOUT
VIN
50100
100
3rd−Harmonic
2nd−Harmonic
16
15
14
13
12
11
10
9
8
Quiescent Current (mA)
0.1 1 10 100 1k 10k 100k
RQ()
+IQ
IQ
OPA615
SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009......................................................................................................................................
www.ti.com
TYPICAL CHARACTERISTICS (continued)
TA= +25°C and IQ= 13mA, unless otherwise noted.
OTA-E OUTPUT FREQUENCY RESPONSE OTA-E OUTPUT PULSE RESPONSE
Figure 13. Figure 14.
OTA-C OUTPUT FREQUENCY RESPONSE OTA-E OUTPUT HARMONIC DISTORTION vs FREQUENCY
Figure 15. Figure 16.
OTA-C OUTPUT HARMONIC DISTORTION vs FREQUENCY OTA QUIESCENT CURRENT vs RQ
Figure 17. Figure 18.
8Submit Documentation Feedback Copyright © 2004–2009, Texas Instruments Incorporated
Product Folder Link(s): OPA615
40
30
20
10
0
Frequency (Hz)
Transconductance (mA/V)
1M 10M 100M 1G
VIN
50
IOUT
+5V
SOTA
Hold Control
50
VIN = 10mVPP
40
30
20
10
0
Quiescent Current (mA)
Transconductance (mA/V)
8 9 10 11 12 13 14 15
RQAdjusted
45
40
35
30
25
20
15
10
5
0
Input Voltage (mV)
Transconductance (mA/V)
100 80 60 40 20 0 20 40 60 80 100
Small−Signal Around Input Voltage
8
6
4
2
0
2
4
6
8
SOTA Input Voltage (mV)
SOTA Output Current (mA)
200 150 100 50 0 50 100 150 200
150
100
50
0
50
100
150 Time (10ns/div)
Output Voltage (mV)
fIN = 20MHz
RL= 50
IOUT = 4mAPP
tRISE = 2ns
Hold Control = +5V
150
100
50
0
50
100
150 Time (10ns/div)
Output Voltage (mV)
fIN = 20MHz
RL= 50
IOUT = 4mAPP
tRISE = 10ns
Hold Control = +5V
OPA615
www.ti.com
...................................................................................................................................... SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009
TYPICAL CHARACTERISTICS (continued)
TA= +25°C and IQ= 13mA, unless otherwise noted.
SOTA (Sampling Operational Transconductance Amplifier)
SOTA TRANSCONDUCTANCE vs FREQUENCY SOTA TRANSCONDUCTANCE vs QUIESCENT CURRENT
Figure 19. Figure 20.
SOTA TRANSCONDUCTANCE vs INPUT VOLTAGE SOTA TRANSFER CHARACTERISTICS
Figure 21. Figure 22.
SOTA PULSE RESPONSE SOTA PULSE RESPONSE
Figure 23. Figure 24.
Copyright © 2004–2009, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s): OPA615
1.3
1.2
1.1
1.0
0.9
0.8
InputVoltage(mV)
PropagationDelay(ns)
0 400 600200 800 1000 1200
Negative
Positive
VOD
100W
100W
VOD
GND
SOTA
VOD
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
Temperature (_C)
Propagation Delay (ns)
40 20 120
0 20 40 60 80 100
Falling Edge
Rising Edge
10
5
0
5
10 Time (10ns/div)
Switching Transient (mV)
100
100
TTL
50
VOUT
ON −OFF
OFF −ON
1.4
1.3
1.2
1.1
1.0
0.9
0.8
Rise Time (ns)
Propagation Delay (ns)
0 3 4 51 2 6 7 8 9 10
Positive
Negative
VIN = 1.2Vpp
0.6V
+0.6V
0V
150
100
50
0
50
100
150 Time (10ns/div)
Output Voltage (mV)
2.5
2.0
1.5
1.0
0.5
0
50
Hold Command (V)
6
3
0
3
6
9
12
15
Frequency (Hz)
Gain (dB)
1M 10M 100M 2G1G
IOUT = 0.5mAPP
IOUT = 4mAPP
IOUT = 2mAPP
OPA615
SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009......................................................................................................................................
www.ti.com
TYPICAL CHARACTERISTICS (continued)
TA= +25°C and IQ= 13mA, unless otherwise noted.
SOTA PROPAGATION DELAY vs OVERDRIVE SOTA PROPAGATION DELAY vs TEMPERATURE
Figure 25. Figure 26.
SOTA PROPAGATION DELAY vs SLEW RATE SOTA SWITCHING TRANSIENTS
Figure 27. Figure 28.
SOTA HOLD COMMAND DELAY TIME SOTA BANDWIDTH vs OUTPUT CURRENT SWING
Figure 29. Figure 30.
10 Submit Documentation Feedback Copyright © 2004–2009, Texas Instruments Incorporated
Product Folder Link(s): OPA615
0
20
40
60
80
100
120
Frequency (Hz)
Feedthrough Rejection (dB)
1M 10M 100M 1G
Hold Control = 0V
(Off−Isolation)
0
20
40
60
80
100
120
Frequency (Hz)
Common−Mode Rejection (dB)
100k 1M 10M 1G100M
Hold Control = 5V
V+ = V
50
40
30
20
10
0
10
20
30
40
50
Temperature (_C)
Output Bias Current (µA)
40 20 120
0 20 40 60 80 100
Hold Control = 5V
V+ = V= 0V
0.40
0.35
0.30
0.25
0.20
0.15
0.10
0.05
0
Temperature (_C)
Input Bias Current (µA)
40 20 120
0 20 40 60 80 100
Positive Input
Negative Input
OPA615
www.ti.com
...................................................................................................................................... SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009
TYPICAL CHARACTERISTICS (continued)
TA= +25°C and IQ= 13mA, unless otherwise noted.
SOTA FEEDTHROUGH REJECTION vs FREQUENCY SOTA COMMON-MODE REJECTION vs FREQUENCY
Figure 31. Figure 32.
SOTA INPUT BIAS CURRENT vs TEMPERATURE SOTA OUTPUT BIAS CURRENT vs TEMPERATURE
Figure 33. Figure 34.
Copyright © 2004–2009, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Link(s): OPA615
IC+VIN
rE)REor RE+VIN
IC
*rE
OPA615
SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009......................................................................................................................................
www.ti.com
DISCUSSION OF PERFORMANCE
The OPA615, which contains a wideband Operational OPERATIONAL TRANSCONDUCTANCE
Transconductance Amplifier (OTA) and a fast AMPLIFIER (OTA) SECTION
sampling comparator (SOTA), represents a complete
subsystem for very fast and precise DC restoration, OVERVIEW
offset clamping and correction to GND or to an
adjustable reference voltage, and low frequency hum The symbol for the OTA section is similar to that of a
suppression of wideband operational or buffer bipolar transistor, and the self-biased OTA can be
amplifiers. viewed as either a quasi-ideal transistor or as a
voltage-controlled current source. Application circuits
Although the IC was designed to improve or stabilize for the OTA look and operate much like transistor
the performance of complex, wideband video signals, circuits—the bipolar transistor is also a
it can also be used as a sample-and-hold amplifier, voltage-controlled current source. Like a transistor, it
high-speed integrator, peak detector for nanosecond has three terminals: a high-impedance input (base)
pulses, or as part of a correlated double sampling optimized for a low input bias current of 0.3μA, a
system. A wideband Operational Transconductance low-impedance input/output (emitter), and the
Amplifier (OTA) with a high-impedance cascode high-impedance current output (collector).
current source output and a fast and precise
sampling comparator sets a new standard for The OTA consists of a complementary buffer
high-speed sampling applications. amplifier and a subsequent complementary current
mirror. The buffer amplifier features a Darlington
Both the OTA and the sampling comparator can be output stage and the current mirror has a cascoded
used as stand-alone circuits or combined to create output. The addition of this cascode circuitry
more complex signal processing stages such as increases the current source output resistance to
sample-and-hold amplifiers. The OPA615 simplifies 1.2M. This feature improves the OTA linearity and
the design of input amplifiers with high hum drive capabilities. Any bipolar input voltage at the
suppression; clamping or DC-restoration stages in high impedance base has the same polarity and
professional broadcast equipment, high-resolution signal level at the low impedance buffer or emitter
CAD monitors and information terminals; and signal output. For the open-loop diagrams, the emitter is
processing stages for the energy and peak value of connected to GND; the collector current is then
nanoseconds pulses. This device also eases the determined by the voltage between base and emitter
design of high-speed data acquisition systems behind times the transconductance. In application circuits
a CCD sensor or in front of an analog-to-digital (Figure 36b), a resistor REbetween the emitter and
converter (ADC). GND is used to set the OTA transfer characteristics.
An external resistor on the SO-14 package, RQ,The following formulas describe the most important
allows the user to set the quiescent current. RQis relationships. reis the output impedance of the buffer
connected from Pin 1 (IQadjust) to –VCC. It amplifier (emitter) or the reciprocal of the OTA
determines the operating currents of the OTA section transconductance. Above ±5mA, the collector current,
and controls the bandwidth and AC behavior as well IC, will be slightly less than indicated by the formula.
as the transconductance of the OTA.
Besides the quiescent current setting feature, a (1)
Proportional-to-Absolute-Temperature (PTAT) supply
current control will increase the quiescent current The REresistor may be bypassed by a relatively large
versus temperature. This variation holds the capacitor to maintain high AC gain. The parallel
transconductance (gm) of the OTA and comparator combination of REand this large capacitor form a
relatively constant versus temperature. The circuit high-pass filter, enhancing the high frequency gain.
parameters listed in the specification table are Other cases may require an RC compensation
measured with RQset to 300, giving a nominal network in parallel to REto optimize the
quiescent current at 13mA. While not always shown high-frequency response. The large-signal bandwidth
in the application circuits, this RQ= 300is required (VO= 1.4VPP) measured at the emitter achieves
to get the 13mA quiescent operating current. 770MHz. The frequency response of the collector is
directly related to the resistor value between the
collector and GND; it decreases with increasing
resistor values, because of the low-pass filter formed
with the OTA C-output capacitance.
12 Submit Documentation Feedback Copyright © 2004–2009, Texas Instruments Incorporated
Product Folder Link(s): OPA615
+VCC
(13)
+VCC
(5)
C
(12)
B
(3) E
(2)
+1
RBRL
RBRE
V
Single Transistor
V+
VI
VO
(a) Common Emitter Amplifier
VO
100OTAVIB
ERL
RE
NoninvertingGain
(b) Common−E Amplifier for OTA
Inverting Gain
V several volts
OS
3
2
C
12
Transconductance varies over temperature. Transconductance remains constant over temperature.
VOS 0
OPA615
www.ti.com
...................................................................................................................................... SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009
Figure 35 shows a simplified block diagram of the While the OTA function and labeling appear similar to
OPA615 OTA. Both the emitter and the collector those of a transistor, it offers essential distinctive
outputs offer a drive capability of ±20mA for driving differences and improvements: 1) The collector
low impedance loads. The emitter output is not current flows out of the C terminal for a positive
current-limited or protected. Momentary shorts to B-to-E input voltage and into it for negative voltages;
GND should be avoided, but are unlikely to cause 2) A common emitter amplifier operates in
permanent damage. non-inverting mode while the common base operates
in inverting mode; 3) The OTA is far more linear than
a bipolar transistor; 4) The transconductance can be
adjusted with an external resistor; 5) As a result of
the PTAT biasing characteristic, the quiescent current
increases as shown in the typical performance curve
vs temperature and keeps the AC performance
constant; 6) The OTA is self-biased and bipolar; and
7) The output current is approximately zero for zero
differential input voltages. AC inputs centered on zero
produce an output current centered on zero.
BASIC APPLICATION CIRCUITS
Most application circuits for the OTA section consist
of a few basic types which are best understood by
analogy to discrete transistor circuits. Just as the
transistor has three basic operating modes—common
emitter, common base, and common collector—the
OTA has three equivalent operating modes;
common-E, common-B, and common-C (see
Figure 36,Figure 37 and Figure 38). Figure 36 shows
the OTA connected as a Common-E amplifier, which
is equivalent to a common emitter transistor amplifier.
Input and output can be ground-referenced without
any biasing. The amplifier is noninverting because a
Figure 35. Simplified OTA Block Diagram current flowing out of the emitter will also flow out of
the collector as a result of the current mirror shown in
Figure 35.
Figure 36. a) Common Emitter Amplifier Using a Discrete Transistor; b) Common-E Amplifier Using the
OTA Portion of the OPA615
Copyright © 2004–2009, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Link(s): OPA615
V
Single Transistor
V+
VI
VO
(a) Common Collector Amplifier
(Emitter Follower)
VO
100OTAVI
(b) Common−C Amplifier for OTA
(Buffer)
OS
G 1
V 0.7V
OS
G 1
V 0
B3 C
12
RE
RE
RO=1
gm
G = 1
1 + 1
gmx RE
1
E
2
Inverting Gain
VI
VO
Single Transistor
(a) Common−Base
Amplifier
OTA
VI
(b) Common−B Amplifier for OTA
OS
RL
Noninverting Gain
V several volts
RE
VO
RL
RE
B
E
3
2
C
12
G =
RL
RE+gm
1RL
RE
VOS 0
V+
100
OPA615
SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009......................................................................................................................................
www.ti.com
Figure 37 shows the Common-C amplifier. It Figure 38 shows the Common-B amplifier. This
constitutes an open-loop buffer with low offset configuration produces an inverting gain, and the
voltage. Its gain is approximately 1 and will vary with input is low-impedance. When a high impedance
the load. input is needed, it can be created by inserting a
buffer amplifier (such as the BUF602) in series.
Figure 37. a) Common Collector Amplifier Using
a Discrete Transistor; b) Common-C Amplifier
Using the OTA Portion of the OPA615 Figure 38. a) Common Base Amplifier Using a
Discrete Transistor; b) Common-B Amplifier
Using the OTA Portion of the OPA615
14 Submit Documentation Feedback Copyright © 2004–2009, Texas Instruments Incorporated
Product Folder Link(s): OPA615
Offset (V) +Charge (pC)
CHTotal (pF)
OPA615
www.ti.com
...................................................................................................................................... SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009
SAMPLING COMPARATOR The additional offset voltage or switching transient
induced on a capacitor at the current source output
The OPA615 sampling comparator features a very by the switching charge can be determined by the
short switching (2.5ns) propagation delay and utilizes following formula:
a new switching circuit architecture to achieve
excellent speed and precision. (2)
It provides high impedance inverting and noninverting
analog inputs, a high-impedance current source The switching stage input is insensitive to the low
output and a TTL-CMOS-compatible Hold Control slew rate performance of the hold control command
Input. and compatible with TTL/CMOS logic levels. With
TTL logic high, the comparator is active, comparing
The sampling comparator consists of an operational the two input voltages and varying the output current
transconductance amplifier (OTA), a buffer amplifier, accordingly. With TTL logic low, the comparator
and a subsequent switching circuit. This combination output is switched off, showing a very high
is subsequently referred to as the Sampling impedance to the hold capacitor.
Operational Transconductance Amplifier (SOTA). The
OTA and buffer amplifier are directly tied together at DESIGN-IN TOOLS
the buffer outputs to provide the two identical
high-impedance inputs and high open-loop Demonstration Fixture
transconductance. Even a small differential input
voltage multiplied with the high transconductance Two printed circuit boards (PCBs) are available to
results in an output current—positive or assist in the initial evaluation of circuit performance
negative—depending upon the input polarity. This using the OPA615. The demonstration fixture is
characteristic is similar to the low or high status of a offered free of charge as an unpopulated PCB,
conventional comparator. The current source output delivered with a user's guide. The summary
features high output impedance, output bias current information for this fixture is shown in Table 2.
compensation, and is optimized for charging a
capacitor in DC restoration, nanosecond integrators, Table 2. OPA615 Demonstration Fixtures
peak detectors and S/H circuits. The typical ORDERING LITERATURE
comparator output current is ±5mA and the output PRODUCT PACKAGE NUMBER NUMBER
bias current is minimized to typically ±10μA in the OPA615ID SO-14 DEM-OPA-SO-1C SBOU039
sampling mode. OPA615IDGS MSOP-10 DEM-OPA-MSOP-1A SBOU042
This innovative circuit achieves the high slew rate
representative of an open-loop design. In addition, The demonstration fixture can be requested at the
the acquisition slew current for a hold or storage Texas Instruments web site (www.ti.com) through the
capacitor is higher than standard diode bridge and OPA615 product folder.
switch configurations, removing a main contributor to
the limits of maximum sampling rate and input Macromodel and Applications Support
frequency. Computer simulation of circuit performance using
The switching circuits in the OPA615 use current SPICE is often a quick way to analyze the
steering (versus voltage switching) to provide performance of analog circuits and systems. This is
improved isolation between the switch and analog particularly true for video and RF amplifier circuits
sections. This design results in low aperture time where parasitic capacitance and inductance can have
sensitivity to the analog input signal, reduced power a major effect on circuit performance. A SPICE model
supply and analog switching noise. Sample-to-hold for the OPA615 is available through the TI web page
peak switching charge injection is 40fC. (www.ti.com). This model predicts typical small-signal
AC, transient steps, DC performance, and noise
under a wide variety of operating conditions. The
model includes the noise terms found in the electrical
specifications of the data sheet. However, the model
does not attempt to distinguish between package
types in their small-signal AC performance. The
applications department is also available for design
assistance.
Copyright © 2004–2009, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Link(s): OPA615
SOTA
OTA
RQ
RQ
GND
934
Switching Stage
Sampling Comparator
(SC)
7
10
11
S/H In+
S/H In
Hold
Control
CHOLD
Base
RB
(25to 200)
2
12
Biasing
513 VCC
+VCC 5V
+5V
1
2.2µF 10nF 470pF 10nF 2.2µF470pF
Solid Tantalum
++
RQ
IQAdjust
Collector
Emitter
RQ= 300sets approximately
IQ= 13mA
(20
to
200)
OPA615
SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009......................................................................................................................................
www.ti.com
APPLICATION INFORMATION
The OPA615 operates from ±5V power supplies Power-supply bypass capacitors should be located as
6.2V maximum). Absolute maximum is ±6.5V. Do close as possible to the device pins. Solid tantalum
not attempt to operate with larger power supply capacitors are generally best. See Board Layout at
voltages or permanent damage may occur. the end of the applications discussion for further
suggestions on layout.
BASIC CONNECTIONS
Figure 39 shows the basic connections required for
operation. These connections are not shown in
subsequent circuit diagrams.
Figure 39. Basic Connections
16 Submit Documentation Feedback Copyright © 2004–2009, Texas Instruments Incorporated
Product Folder Link(s): OPA615
HCL
VIN
CHOLD
VOUT
OTA
OPA615
10
11
7
4
2
3
12 100
100
SOTA
100
SOTA
HCL
VIN
CHOLD
VOUT
OTA
R1R2
R2
R1
= VIN x
OPA615
3
12
2
4710
11
100
100
100
G+ ) R2
R1
7.5
BLANKING
BACK PORCH
100 89 70 59 41 30 11 0
W Y CY GRN MAG R BLU BLK
FRONT PORCH
SYNC TIP
BREEZEWAY
COLOR BURST
LUMINANCE + CHROMINANCE
100
80
60
40
20
10
0
20
40
IRE UNITS
40 IRE
1VPP
OPA615
www.ti.com
...................................................................................................................................... SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009
DC-RESTORE SYSTEM
Figure 40 and Figure 41 offer two possible
DC-restore systems using the OPA615. Figure 41
implements a DC-restore function as a unity-gain
amplifier. As can be expected from its name, this
DC-restore circuit does not provide any amplification.
In applications where some amplification is needed,
consider using the circuit design shown in Figure 40.
Figure 41. DC Restoration of a Buffer Amplifier
For either of these circuits to operate properly, the
source impedance needs to be low, such as the one
provided by the output of a closed-loop amplifier or
buffer. Consider the video input signal shown in
Figure 42, and the complete DC restoration system
shown in Figure 40. This signal is amplified by the
OTA section of the OPA615 by a gain of:
Figure 40. Complete DC Restoration System
Figure 42. NTSC Horizontal Scan Line
Copyright © 2004–2009, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Link(s): OPA615
Sample
0V
7.5
100
80
60
40
20
10
0
20
40
0V
Hold
HCL
Output Voltage Input Voltage
IRE UNITS
7.5
100
80
60
40
20
10
0
20
40
IRE UNITS
OPA615
SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009......................................................................................................................................
www.ti.com
The DC restoration is done by the SOTA section by When the SOTA is sampling, it is charging or
sampling the output signal at an appropriate time. discharging the CHOLD capacitor depending on the
The sampled section of the signal is then compared level of the output signal sampled. The detail of an
to a reference voltage that appears on the appropriate timing is illustrated in Figure 43.
non-inverting input of the SOTA (pin 10), or ground in
Figure 40.
Figure 43. DC-Restore Timing
18 Submit Documentation Feedback Copyright © 2004–2009, Texas Instruments Incorporated
Product Folder Link(s): OPA615
OPA656
R2
300
RE
OTA
VIN RB
VOUT
HCL
CHOLD
Current Control
Non−Inverting
OPA615
100
2
34
7
11
10
12
100VREF
100
R1
300
SOTA
CB
Hold /Track
50
100
150100OTA
2
12
3
4
300
50
CHOLD
22pF
VIN 10
11
7
300
VOUT
SOTA
OPA615
+2.5
+1.5
+0.5
0.5
1.5
2.5
1MHz SAMPLE−AND−HOLD OF A 100kHz SINEWAVE
Time (1µs/div)
Output Voltage (V)
5
4
3
2
1
0
Hold−and−Track Signal (V)
OPA615
www.ti.com
...................................................................................................................................... SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009
CLAMPED VIDEO/RF AMPLIFIER The external capacitor (CHOLD) allows for a wide
range of flexibility. By choosing small values, the
Another circuit example for the preamplifier and the circuit can be optimized for a short clamping period or
clamp circuit is shown in Figure 44. The preamplifier with high values for a low droop rate. Another
uses the wideband, low noise OPA656, again advantage of this circuit is that small clamp peaks at
configured in a gain of +2V/V. Here, the OPA656 has the output of the switching comparator are integrated
a typical bandwidth of 200MHz with a settling time of and do not cause glitches in the signal path.
about 21ns (0.02%) and offers a low bias current
JFET input stage. SAMPLE-AND-HOLD AMPLIFIER
With a control propagation delay of 2.5ns and
730MHz bandwidth, the OPA615 can be used
advantageously in a high-speed sample-and-hold
amplifier. Figure 45 illustrates this configuration.
Figure 44. Clamped Video/RF Amplifier Figure 45. Sample-and-Hold Amplifier
The video signal passes through the capacitor CB,To illustrate how the digitization is realized in the
blocking the DC component. To restore the DC level Figure 45 circuit, Figure 46 shows a 100kHz
to the desired baseline, the OPA615 is used. The sinewave being sampled at a rate of 1MHz. The
inverting input (pin 11) is connected to a reference output signal used here is the IOUT output driving a
voltage. During the high time of the clamp pulse, the 50load.
switching comparator (SOTA) will compare the output
of the op amp to the reference level. Any voltage
difference between those pins will result in an output
current that either charges or discharges the hold
capacitor, CHOLD. This charge creates a voltage
across the capacitor, which is buffered by the OTA.
Multiplied by the transconductance, the voltage will
cause a current flow in the collector, C, terminal of
the OTA. This current will level-shift the OPA656 up
to the point where its output voltage is equal to the
reference voltage. This level-shift also closes the
control loop. Because of the buffer, the voltage
across the CHOLD stays constant and maintains the
baseline correction during the off-time of the clamp
pulse.
Figure 46. 1MHz Sample-and-Hold of a 100kHz
Sine Wave
Copyright © 2004–2009, Texas Instruments Incorporated Submit Documentation Feedback 19
Product Folder Link(s): OPA615
150
50
VIN
Hold Control
27pF
100
820
1µF
620
50
OTA
VOUT
12
2
3
4
11
10 7
SOTA
SOTA
fREF
fIN CINT
+5V
VOUT
fREF
fIN
fOUT
fOUT = fREF x N
VOUT
fIN
fREF
IOUT
VOU T
75
N
Phase
VCO
OTA
OPA615
75
75
11
10 3
2
12
4
100
7
Hold Control
+VOUT
50
100
150100
10050
+1
OTA
8
4
2
12
3
4
VOUT
300
50
27pF
27pF
VIN 10
11
7
BUF602
OPA615
SOTA
OPA615
SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009......................................................................................................................................
www.ti.com
Integrator for ns-Pulses Phase Detector for Fast PLL Systems
The integrator for ns-pulses using the OPA615 Figure 49 shows the circuit for a phase detector for
(shown in Figure 47) makes use of the fast fast PLL systems. Given a reference pulse train fREF
comparator and its current-mode output. Placing the and a pulse train input signal fIN out of phase, the
hold-control high, a narrow pulse charges the SOTA of the OPA615 acts in this circuit as a
capacitor, increasing the average output voltage. To comparator, either charging or discharging the
minimize ripples at the inverting input and maximize capacitor. This voltage is then buffered by the OTA
the capacitor charge, a T-network is used in the and fed to the VCO.
feedback path.
Figure 47. Integrator for ns-Pulses
Fast Pulse Peak Detector
A circuit similar to that shown in Figure 47 (the
integrator for ns-pulses) can be devised to detect and
isolate positive pulses from negative pulses. This
circuit, shown in Figure 48, uses the OPA615 as well
as the BUF602. This circuit makes use of diodes to
isolate the positive-going pulses from the
negative-going pulses and charge-different
capacitors. Figure 49. Phase Detector For Fast PLL-Systems
Figure 48. Fast Bipolar Peak Detector
20 Submit Documentation Feedback Copyright © 2004–2009, Texas Instruments Incorporated
Product Folder Link(s): OPA615
VOUT
VIN1
OPA694
SOTA
7
10
11 4
VHOLD1
27pF 402
50
100100
300
300
402
402
402
OTA
12
2
3
VIN2 SOTA
7
10
11 4
VHOLD2
27pF
50
100100
300
300
OTA
12
2
3
OPA615
www.ti.com
...................................................................................................................................... SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009
CORRELATED DOUBLE SAMPLER The signal coming from the CCD is applied to the two
sample-and-hold amplifiers, with their outputs
Noise is the limiting factor for the resolution in a CCD connected to the difference amplifier. The timing
system, where the kT/C noise is dominant (see diagram clarifies the operation (see Figure 52). At
Figure 51). To reduce this noise, imaging systems time t1, the sample and hold (S/H1) goes into the hold
use a circuit called a Correlated Double Sampler mode, taking a sample of the reset level including the
(CDS). The name comes from the double sampling noise. This voltage (VRESET) is applied to the
technique of the CCD charge signal. A CDS using noninverting input of the difference amplifier. At time
two OPA615s and one OPA694 is shown in t2, the sample-and-hold (S/H2) will take a sample of
Figure 50. The first sample (S1) is taken at the end of the video level, which is VRESET VVIDEO. The output
the reset period. When the reset switch opens again, voltage of the difference amplifier is defined by the
the effective noise bandwidth changes because of the equation VOUT = VIN+ VIN–. The sample of the reset
large difference in the switch RON and ROFF voltage contains the kT/C noise, which is eliminated
resistance. This difference causes the dominating by the subtraction of the difference amplifier.
kT/C noise essentially to freeze in its last point. The double sampling technique also reduces the
The other sample (S2) is taken during the video white noise. The white noise is part of the reset
portion of the signal. Ideally, the two samples differ voltage (VRESET) as well as of the video amplitude
only by a voltage corresponding to the transferred (VRESET VVIDEO). With the assumption that the noise
charge signal. This is the video level minus the noise of the noise of the second sample was unchanged
(ΔV). from the instant of the first sample, the noise
amplitudes are the same and are correlated in time.
The CDS function will eliminate the kT/C noise as Therefore, the noise can be reduced by the CDS
well as much of the 1/f and white noise. function.
Figure 52 is a block diagram of a CDS circuit. Two
sample-and-hold amplifiers and one difference
amplifier constitute the correlated double sampler.
Figure 50. Correlated Double Sampler
Copyright © 2004–2009, Texas Instruments Incorporated Submit Documentation Feedback 21
Product Folder Link(s): OPA615
Reset Level
Simplified CCD Output Signal
NOTE: Signals are out of scale.
Video Level
S2
S1
V
kT/C Noise PP
S/H1
VIN
t2
Video Hold
S2
S1
VIN
t1
t2
Video Out0V
S/H2
VRESET
VRESET VVIDEO
Difference
Amplifier
VOUT = VIN+ VIN
t1
Reset Hold
OPA615
SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009......................................................................................................................................
www.ti.com
Figure 51. Improving SNR with Correlated Double Sampling
Figure 52. CDS: Circuit Concept
22 Submit Documentation Feedback Copyright © 2004–2009, Texas Instruments Incorporated
Product Folder Link(s): OPA615
External
Pin
+VCC
VCC
Internal
Circuitry
OPA615
www.ti.com
...................................................................................................................................... SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009
BOARD LAYOUT GUIDELINES d) Connections to other wideband devices on the
board may be made with short direct traces or
Achieving optimum performance with a high- through onboard transmission lines. For short
frequency amplifier such as the OPA615 requires connections, consider the trace and the input to the
careful attention to printed circuit board (PCB) layout next device as a lumped capacitive load. Relatively
parasitics and external component types. wide traces (50mils to 100mils) should be used,
Recommendations that will optimize performance preferably with ground and power planes opened up
include: around them.
a) Minimize parasitic capacitance to any AC e) Socketing a high-speed part such as the
ground for all of the signal I/O pins. Parasitic OPA615 is not recommended. The additional lead
capacitance on the output and inverting input pins length and pin-to-pin capacitance introduced by the
can cause instability; on the non-inverting input, it can socket can create an extremely troublesome parasitic
react with the source impedance to cause network which can make it almost impossible to
unintentional bandlimiting. To reduce unwanted achieve a smooth, stable frequency response. Best
capacitance, a window around the signal I/O pins results are obtained by soldering the OPA615 directly
should be opened in all of the ground and power onto the PCB.
planes around those pins. Otherwise, ground and
power planes should be unbroken elsewhere on the INPUT AND ESD PROTECTION
board. The OPA615 is built using a very high-speed,
b) Minimize the distance (< 0.25") from the power complementary bipolar process. The internal junction
supply pins to high frequency 0.1μF decoupling breakdown voltages are relatively low for these very
capacitors. At the device pins, the ground and power small geometry devices. These breakdowns are
plane layout should not be in close proximity to the reflected in the Absolute Maximum Ratings table
signal I/O pins. Avoid narrow power and ground where an absolute maximum ±6.5V supply is
traces to minimize inductance between the pins and reported. All device pins have limited ESD protection
the decoupling capacitors. The power-supply using internal diodes to the power supplies, as shown
connections should always be decoupled with these in Figure 53.
capacitors. An optional supply-decoupling capacitor
across the two power supplies (for bipolar operation)
will improve 2nd-harmonic distortion performance.
Larger (2.2μF to 6.8μF) decoupling capacitors,
effective at a lower frequency, should also be used
on the main supply pins. These may be placed
somewhat farther from the device and may be shared
among several devices in the same area of the PCB.
c) Careful selection and placement of external
components will preserve the high frequency
performance of the OPA615. Resistors should be a
very low reactance type. Surface-mount resistors Figure 53. Internal ESD Protection
work best and allow a tighter overall layout. Metal-film
and carbon composition, axially-leaded resistors can These diodes also provide moderate protection to
also provide good high frequency performance. input overdrive voltages above the supplies. The
Again, keep these leads and PCB trace length as protection diodes can typically support 30mA
short as possible. Never use wirewound-type continuous current. Where higher currents are
resistors in a high frequency application. Other possible (for example, in systems with ±15V supply
network components, such as noninverting input parts driving into the OPA615), current-limiting series
termination resistors, should also be placed close to resistors should be added into the two inputs. Keep
the package. these resistor values as low as possible since high
values degrade both noise performance and
frequency response.
Copyright © 2004–2009, Texas Instruments Incorporated Submit Documentation Feedback 23
Product Folder Link(s): OPA615
OPA615
SBOS299E FEBRUARY 2004REVISED SEPTEMBER 2009......................................................................................................................................
www.ti.com
REVISION HISTORY
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision D (August 2008) to Revision E ................................................................................................ Page
Corrected y-axis title of Figure 25 ....................................................................................................................................... 10
Changes from Revision C (October 2006) to Revision D ............................................................................................... Page
Changed rating for storage temperature range in Absolute Maximum Ratings table from –40°C to +125°C to –65°C
to +125°C .............................................................................................................................................................................. 2
Clarified hold control pin voltage rating in Absolute Maximum Ratings table ....................................................................... 2
24 Submit Documentation Feedback Copyright © 2004–2009, Texas Instruments Incorporated
Product Folder Link(s): OPA615
PACKAGING INFORMATION
Orderable Device Status (1) Package
Type Package
Drawing Pins Package
Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
OPA615ID ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
OPA615IDG4 ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
OPA615IDGSR ACTIVE MSOP DGS 10 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
OPA615IDGSRG4 ACTIVE MSOP DGS 10 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
OPA615IDGST ACTIVE MSOP DGS 10 250 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
OPA615IDGSTG4 ACTIVE MSOP DGS 10 250 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
OPA615IDR ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
OPA615IDRG4 ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
PACKAGE OPTION ADDENDUM
www.ti.com 4-May-2009
Addendum-Page 1
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
OPA615IDGSR MSOP DGS 10 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
OPA615IDGST MSOP DGS 10 250 180.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
OPA615IDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 14-Jul-2012
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
OPA615IDGSR MSOP DGS 10 2500 367.0 367.0 35.0
OPA615IDGST MSOP DGS 10 250 210.0 185.0 35.0
OPA615IDR SOIC D 14 2500 367.0 367.0 38.0
PACKAGE MATERIALS INFORMATION
www.ti.com 14-Jul-2012
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All
semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time
of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated