Crystal Clock Oscillator
Technical Data SEL481 / SEL482 Series
3.3V, PECL, FR4
DS-235 REV A 08/02/04
www.pericom.com
Output Enable/Disable for SEL482x:
Frequency Range: 200 MHz to 670 MHz
Description
ACTUAL SIZE
Applications & Features
SONET/SDH/DWDM linecards
XGigE NICs
Optical SOHO FTTC/FTTP OC-12
& STM-4 rst/last mile networking
3.3V PECL (LVPECL) capability
Frequency range from 200 to
670MHz
Disable output feature available
Economical and rugged FR4 package
Guaranteed long-term aging avail-
able, consult SaRonix for details
Designed for standard reow and
washing techniques
Available on tape & reel; 16mm tape,
500pcs per reel
See SEL393x Series for frequencies
≤ 200MHz
See SEL381x Series for comparable
performance in a smaller ceramic
5x7mm package
See SDS3811 Series for new LVDS
capability in a smaller ceramic
5x7mm package
•
•
•
•
•
•
•
•
•
•
•
•
•
±20, ±25, ±50 or ±100 ppm over all conditions: calibration tolerance,
operating temperature, rated input (supply) voltage, load, *aging, shock
and vibration.
30 days (±7ppm in 10 years typical)
Frequency Stability:
*Aging:
Temperature Range:
Operating:
Storage:
Supply Voltage (VCC): +3.3V PECL
-55 to +125°C
Supply Current: 85mA typ, 110mA max
0 to +70°C or -40 to +85°C
Output Drive:
Symmetry:
Rise & Fall Times:
Logic 0:
Logic 1:
Load:
Accumulated Jitter:
Phase Jitter:
Total Jitter:
Output Enable Voltage:
Disable Voltage:
Output Enable:
Output Disable:
45/55% max @ VBB or Complementary Outputs Crossing
550ps typ, 850ps max, 20% to 80% of waveform
≤ VCC -1.620V (-40 to 85°C )
≥ VCC -1.025V (0 to +70°C), VCC -1.085V (-40 to 85°C)
50Ω to VCC -2V
10ps RMS (1-sigma) max, accumulated in 20,000 adjacent periods
3ps RMS (1-sigma) max, in 12kHz to 40MHz Freq. Band
50ps peak-to-peak max in 100,000 random periods
≤ Level 0 or open
≥ Level 1 (Q & Q outputs disabled to High Impedance)
≥ Level 1 or open
≤ Level 0 (Q & Q outputs disabled to High Impdeance)
Mechanical:
Shock:
Solderability:
Terminal Strength:
Vibration:
Resistance to Soldering Heat:
Solvent Resistance:
MIL-STD-883, Method 2002, Condition B
MIL-STD-883, Method 2003
MIL-STD-883, Method 2004, Condition D
MIL-STD-883, Method 2007, Condition A
MIL-STD-202, Method 210, Condition I or J
MIL-STD-202, Method 215
Environmental:
Thermal Shock:
Moisture Resistance:
MIL-STD-883, Method 1011, Condition A
MIL-STD-833, Method 1004
Solder Reow Guide
Output Enable/Disable for SEL481x (n/a for SEL4810):
A crystal controlled, high frequency,
highly stable oscillator, compatible with
LVPECL logic. The output can be disabled
to facilitate testing or combining with mul-
tiple clocks. The oscillator is packaged
in leadless SMD FR4 SO20 available in
four (4) or six (6) pad congurations (see
part number builder) and achieves excep-
tional frequency stability. This oscillator
is ideal for today's automated assembly
environments.
Output Waveform
Crystal Clock Oscillator
Technical Data SEL481 / SEL482 Series
3.3V, PECL, FR4
DS-235 REV A 08/02/04
www.pericom.com
*All speccations subject to changes without notice
N/C
E/D
OUT
OUT
Package Details
Recommended Land Pattern
Test Circuit*
Part Numbering Guide
� �
� �
�
�
�
�
E/D
N/C
N/C
E/D
OUT
E/D
OUT
OUT
E/D
N/C
Pad: 1 / 2 / 3 / 4 / 5 / 6 /
1 = 3.3V PECL, Hi-True Disable
2 = 3.3V PECL, Hi-True Enable
SEL48 1 0 B - 312.5000 (T)
Series
SaRonix, LVPECL FR4SO20
Frequency
Packing Method
(T) = Tape & Reel
full reel increments only
Blank = Bulk
Stability
AA = ±20 ppm, 0 to +70°C
A = ±25 ppm, 0 to +70°C
B = ±50 ppm, 0 to +70°C
E = ±50 ppm, -40 to +85°C
F = ±100 ppm, -40 to +85°C
Connection Options
OUT
OUT
OUT
OUT
OUT
OUT
VEE
VEE
VEE
VEE
VEE
VEE
*0 =
1 =
2=
3 =
4 =
5 =
VCC
VCC
VCC
VCC
VCC
VCC
*Note: Use with SEL481X only
