Data Sheet Conexant Doc. No. 100544C
September 8, 2000
Single-Chip FaxEngine Product Family
Single-Chip FaxEngine (CXD9450)
and Integrated Analog Device (CX20415)
The Conexant™ Single-Chip FaxEngine product family consists of the Single-Chip
FaxEngine (CXD9450) that contains an embedded modem Digital Signal Processor
(DSP), and a separate Integrated Analog (IA) device (20415).
This device set, along with the supporting firmware and evaluation system,
comprises a complete facsimile machine—needing only power supply, scanner, and
printer mechanism components to complete the machine. A system-level block
diagram is shown in Figure 1.
Integrated Controller
The integrated controller (SCC) provides the majority of the electronics necessary to
build a thermal or thermal transfer facsimile machine integrated into a one-chip
solution. The controller performs primary facsimile control/monitoring and
compression/decompression functions, and interfaces with fax machine
components such as a scanner, printer, motor, and operator control panel. The
MC24 embedded processor provides an external 16-MB direct memory access
capability. An integrated Pipeline ADC, combined with Conexant's Image
Processing Scheme, provides state of the art image processing performance on text
and gray scale images.
Embedded Modem DSP
The embedded modem DSP supports V.29 and V.27 ter facsimile transmission and
reception, in addition to all basic HDLC functions and T.30 requirements. The
modem allows all line connections and single or dual tone generation and detection.
Optional features such as V.17, voice compression/decompression for Digital
Telephone Answering Machine (DTAM), and duplex speakerphone are also
available.
Figure 1. Single-Chip FaxEngine System Level Block Diagram
Line IA
SRAM
1 MB
CCD or CIS
Scanner
ROM
2 MB
DRAM
8 MB
Thermal Printer or
Thermal Transfer
SCC
DSP
Operator
Panel
Single-Chip FaxEngine (CXD9450)
Telephone
Line
Control Bus
Data Bus
Address Bus
8
24
Local
Handset
20
20
11
8
24
NOR
FLASH
2 MB
20
Secondary
Line IA
Speaker
Phone
DAA
Plain Paper
Inkjet Printer
(Optional)
Features
Microprocessor and
Bus Interface
MC24 Central Processing Unit
Up to 10 MHz CPU clock speed
Memory efficient input/output bit
manipulation
24-bit internal address bus,
8-bit data bus
External Bus
Address, data, control, status,
and decoded chip select signals
support connection to external
ROM, SRAM, DRAM and
operator panel
24-bit external address bus
8-bit data bus
Chip selects
ROMCSn for ROM support
CS0n for SRAM
CS1n-CS5n for external I/O
FCSn for FLASH memory
support
LCDCS for LCD support
DRAM Controller
DRAM is refreshed in Sleep and
Stand-by modes
Up to 8 MB supported in two
blocks
Organizations supported:
4 or 8-bit
Single and page mode access
support
Flash memory support
NAND and NOR-type support
Serial NAND support
NOR-type memory up to 2 MB
DMA Controller
Six dedicated internal DMA
channels for scanner, thermal
printer, and T.4/T.6 access of
internal and/or external
memory.
DMA Channel 2 can be
reprogrammed for external
access to plain paper inkjet
printing
Single-Chip FaxEngine Product Family Single-Chip FaxEngine and Integrated Analog Device
2Conexant 100544C
Single-Chip FaxE ngine Family Charac teristics and Or dering Information
Device Set
Number Description Marketing
Abbreviation Single-Chip
FaxEngine Integrated
Analog Device Full-Duplex
Speakerphone DTAM
Support
DSFE-L400-011 9600 Single-Chip Fax Engine SCE109 CXD9450-25 20415-11 (one) No No
DSFE-L400-001 9600 Single-Chip Fax Engine
with DTAM SCE109-V CXD9450-24 20415-11 (one) No Yes
DSFE-L400-021 9600 Single-Chip Fax Engine with
DTAM and Speak erphone Support SCE109-VS CXD9450-23 20415-11 (two) Yes Yes
DSFE-L410-001 14400 Single-Chip Fax Engine SCE114 CXD9450-15 20415-11 (one) No No
DSFE-L410-011 14400 Single-Chip Fax Engine
with DTAM SCE114-V CXD9450-14 20415-11 (one) No Yes
DSFE-L410-021 14400 Single-Chip Fax Engine with
DTAM and Speak erphone Support SCE114-VS CXD9450-13 20415-11 (two) Yes Yes
Revision History
Revision Date Comments
222DS (100544A) 08/12/99 Initial limit ed rel ease of docum ent
100544B 03/31/00 Updat e Current and Power Requirement s table, reformat, new product name, add order i nfo
100544C 09/08/00 CX D9450 to CXD9450 name c hange.
© 1999, 2000, Conexant Sy stems , Inc.
All Rights Reserved.
Informat i on i n t hi s document is provi ded i n connecti on wi th Conexant S ystem s, Inc. (“Conexant”) products . These mat eri al s are provided by
Conexant as a service t o it s cust omers and may be used f or informational purposes only. Conexant assumes no res ponsibility f or errors or
omiss i ons in thes e m aterials. Conexant m ay make changes to s pecifications and product descriptions at any time, wi t hout notic e. Conexant
makes no commit m ent to update the informat ion and shall have no respons ibility whats oev er for conflicts or incompat ibilit ies aris i ng from
future changes to it s speci ficat i ons and product descript i ons.
No licens e, express or impli ed, by estoppel or otherwise, to any int el l ectual propert y rights i s granted by t hi s document. Ex cept as provided in
Conexant’s Terms and Conditions of Sale for such products , Conexant as sumes no liability whatsoever.
THESE MATERIALS ARE PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO
SALE AND/OR USE OF CONEXANT PRODUCTS INCLUDING LI ABILI T Y OR WARRANTIES RE LATING TO F ITNESS FOR A
PARTI CULAR PURPOSE, CONSE Q UE NT IAL OR INCIDENTAL DAMAGES, ME RCHANTABILITY, OR INFRI NGE M ENT OF ANY PATENT ,
COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. CONEXANT FURTHER DOES NOT WARRANT THE ACCURACY OR
COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS.
CONEXANT SHALL NOT BE LIABLE FOR ANY SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING
WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.
Conexant produc t s are not int ended for use in medi cal, li fesavi ng or l i fe sustaining applications . Conexant c ustomers using or selling
Conexant produc t s for use in such appl i cations do so at thei r own ri sk and agree to f ul ly indemni fy Conexant for any dam ages result i ng from
such im proper use or sale.
The following are t rademarks of Conexant System s, Inc .: Conexant™, the Conex ant C sym bol , and “What’s Next in Comm uni cations
Technologies ”™. Product nam es or servi ces listed in t hi s publication are for ident i ficat i on purposes only , and may be t radem arks of third
parties. Thi rd-party brands and nam es are the property of thei r respective owners.
For additional di sclaim er i nformation, please c onsult Conex ant’s Legal Informat i on posted at www. conexant.com, whi ch is incorporated by
reference.
Reader Response: Conexant s t ri ves to produce quality document ation and welcom es your feedback. Please s end comments and
suggest i ons to tec h.pubs@conexant.c om . For techni cal quest i ons, cont act your l ocal Conexant sales of fice or f i el d appl i cations engineer.
Single-Chip FaxEngine and Integrated Analog Device Single-Chip FaxEngine Product Family
100544C Conexant 3
Microprocessor and Bus Interface Features (Cont’d)
Moveable external SRAM memory (CS0n)
up to 1 MB
External ROM memory (covered by ROMCSn)
up to 2 MB
Internal Interrupt controller
T.4/T.6 Compression and Decompression in Hardware
MH/MR
MMR
Alternating Compression/Decompression
Scanner/Printer Stepper Motor Control
Four outputs to external current drivers for the
scanner stepper motor
Four outputs to external current drivers for the printer
stepper motor
Programmable for acceleration/deceleration
Scanner and Video Control
CIS or CCD scanners supported
6 programmable control signals
B4/A4 scanner support
5 ms minimum line time
Embedded scanner Pipeline A/D
Line lengths up to 2616 pixels
Built-in Programmable Clamping, Analog Gain
Control, and Sample/Hold circuits
Video Processing
Two modes of shading correction
Dark level correction
Gamma correction and MTF
2-D Error Diffusion or Dithering
Multi-level B4-A4 fixed resolution conversion
Bi-Level Resolution Conversion
Programmable bi-level resolution conversion block
provides expansion or reduction on the T.4/T.6
decompressed data or scan image data
Programmable image expansion up to 200% or
reduction down to 60%
Vertical line ORing
Printer Interface Supports Thermal or Thermal Transfer
Printers
Optional Plain Paper Inkjet Printer Support
Dedicated Interface to Support Operator Panel
32 key direct support
8 LED direct support
LCD support
Two Synchronous Interface (SSIF)
Synchronous/Asynchronous Interface (SASIF)
Programmable Tone Generator
Frequency and output levels are programmable
General Purpose Inputs/Outputs
38 GPIO and 32 GPO lines are provided
Embedded Modem DSP
Supports speeds up to 14400 bps and V.21 Channel
2 transmission/reception
Supports HDLC framing and detection
Supports DTMF generation/reception
Supports CID reception
External Integrated Analog (IA) Device
Optional DTAM Support
V24 24 minutes of voice storage per 4 Mbits
of me mory
ADPCM codec
PCM codec
Near-end echo cancellation
Optional Duplex Speakerphone
Speakerphone IA support
Acoustic Echo Cancellation
Line Echo Cancellation or Secondary Acoustic Echo
Cancellation
Real-Time Clock with Battery Backup
Programmable Watchdog Timer
EMI Reduction on Pads
Stand-by and Sleep Modes to Reduce Power
Consumption
On-chip or Off-chip Power Up/Down Detection
3.3 V Operation
3.3 V Compatible Interface
Compact Packages
CXD9450-xx: 176-pin TQFP
20415-xx: 32-pin TQFP (not shown, refer to
document number 100550)
Modular Firmware
Real-time multitasking environment
Fax transmit, receive, and copy
T.30 protocol
T.4/T.6 compression and decompression hardware
support and control
Image expansion or reduction
Page memory functions
Call progress support
Caller ID support
Versatile Evaluation System
Provides demonstration, development and evaluation
capabilities
MC24 software development tool kit
Single-Chip FaxEngine Product Family Single-Chip FaxEngine and Integrated Analog Device
4Conexant 100544C
Digital Telephone Answeri ng M achine (DTAM)
(Optional)
The DTAM option provides digital answering machine
functionality by providing a low bit rate voice codec that
provides 24 minutes of voice storage per 4 Mbits of
memory.
Speakerphone (Opti onal )
The speakerphone option adds duplex digital
speakerphone capability for hands-free applications. An
additional Integrated Analog (IA) device is required for
microphone and speaker interface to support duplex
digital speakerphone operation.
Evaluation Syst em (SCE100-ES)
The SCE100-ES Evaluation System provides
demonstration, prototype development, and evaluation
capabilities to facsimile machine developers using the
device set. In addition, it provides a plug-on board for the
operator panel, sockets for programmable parts, and
connectors for an emulator. The operator panel on the
Evaluation System allows for complete control and
monitoring of functions. All necessary sockets for
memory components are included. Jumper options and
test points are provided throughout the SCE100-ES
board.
The Evaluation System is the most convenient
environment for the developer needing to experiment
with the various interfaces encountered in a fax machine.
The Evaluation System, along with the hardware and
application code, comprises a working facsimile
machine.
Software Devel opment Tools
The MC24 Software Development Kit (SDK) (McFERE2,
2500AD MC24 Macro Assembler, Linker, and Librarian)
is available to support software/firmware development.
This package can operate under the MS-DOS, Microsoft
Windows 3.x, and Windows 9x Operating Systems. This
versatility provides the developer with extensive tools for
code modifications and debugging.
Hardware Description
Integrated Controller (SCC)
The Controller contains an internal MC24 Processor with
a 16-MB address space and dedicated circuitry
optimized for facsimile image processing and monitoring
and for thermal or thermal transfer printer support.
The CPU provides fast instruction (up to 10 MHz clock
speed) execution and memory efficient input/output bit
manipulation. The CPU connects to other internal
functions over an 8-bit data bus and 24-bit address bus
and dedicated control lines.
The 24-bit external address bus, 8-bit data bus, control,
status, and decoded chip select signals support
connection to external ROM, SRAM, DRAM, and FLASH
memory.
DRAM Controller
The CXD9450 includes a DRAM controller with single and
page mode access support which supports fast, normal,
or slow refresh time. DRAM memory space is divided
int o two blocks, up t o 4 MB each. A maximum of 8 MB of
DRAM is supported. Each block has a programmable
size and starting address. Refresh is performed
automatically and is supported in Sleep and Stand-by
modes. CAS and RAS signal support is provided for two-
DRAM banks for both 4-bit and 8-bit organizations.
Access speeds from 50 ns to 70 ns can be supported.
The DRAM controller provides battery backup refresh
using DRAM battery power.
DMA Channels
Six internal DMA channels support memory access for
scanner, T.4/T.6, and resolution conversion. DMA
Channel 2 can be reprogrammed for external access to
thermal printing, thermal transfer, or plain paper inkjet
printing.
External RAM and ROM
Moveable and programmable size external SRAM
memory of up to 1 MB, DRAM memory of up to 8 MB,
and ROM of up to 2 MB can be directly connected to the
CXD9450. By using an external address decoder, the size
of SRAM and/or ROM can be extended. The ROM stores
all the program object code. SRAM is used by the
Embedded CPU for shading RAM, image line buffer
RAM, and ECM buffer.
Single-Chip FaxEngine and Integrated Analog Device Single-Chip FaxEngine Product Family
100544C Conexant 5
Flash Memory Controller
The CXD9450 includes a flash memory controller that
supports NOR, NAND, and Serial NAND-type flash
memory. The supported size of NOR-type memory is up
to 2 MB and the supported size of NAND-type memory is
unlimited.
Stepper Motor Control
Eight outputs are provided to external current drivers:
four to the scanner motor and four to the printer motor.
The stepping patterns are programmable and selectable
line times are supported. A timeout circuit controls the
power control of the motors. The printer or scanner
motor outputs can be programmed as GPOs for
applications using single motor or plain paper printers
T.4/T.6 Compressor/Decompressor
MH, MR, and MMR compression and decompression are
provided in hardware. T.4 line lengths of up to 2616
pixels are supported. MMR and Alternating
Compression/Decompression (ACD) on a line by line
basis provide support for up to three independent
compression and decompression processes.
Bi-level Resolution Conversion
One independent programmable bi-level 1D-resolution
conversion block is provided to perform expansion or
reduction on the T.4 decompressed data and scan image
data. Image expansion can be programmed up to 200%
and reduction down to 60%. Vertical line ORing and data
output bit order reversal is also provided.
Printer IF
The Printer Interface provides a standard connection
between the CXD9450 and a thermal printhead to support
thermal printing or thermal transfer. The thermal printer
interface consists of programmable data, latch, clock,
and up to four strobe signals. Programmable timing
supports traditional thermal printers, as well as the
latchless split mode printers, and line lengths of up to
2048 pixels. Line times from 5 ms to 40 ms are
supported.
The CXD9450 includes a thermal ADC (TADC) function
utilizing a D/A converter and a comparator to monitor the
printhead temperature. External terminating resistors
must be supplied; the values are determined by the
specific printhead selected.
As an option, plain paper inkjet printing can be
supported.
Scanner and Video Control
Six programmable control and timing signals support
common CCD and CIS scanners. The video control
function provides signals for controlling the scanner and
for processing its video output. Four programmable
control signals (START, CLK1, CLK1n, and CLK2)
provide timing related to line and pixel timing. These are
programmable with regard to start time, relative delay
and pulse width.
Two video control output signals (VIDCTL[1:0]) provide
digital control for external signal pre-processing circuitry.
These signals provide a per pixel period, or per line
period, timing with programmable polarity control for
each signal.
Scanner Pipeline A/D Interface
An internal 8-bit Pipeline A/D converter (PADC) is
provided. The A/D reference input (+Vref) is externally
fixed to VDD. Internal +Vref is available for control by the
CPU. The internal +Vref covers the range from +2.25 V
to +2.7 V. Scanner input signal supported with full scale
is from 0.65 V P-P to 2.7 V P-P. Clamping, AGC, and
Sample/Hold circuits are built-in. The PADC data output
includes an overflow bit. The AGC gain is programmable
from 0 to 12 dB, in 1-dB steps.
Video Processing
The CXD9450 supports two modes of shading correction
for scanner data non-uniformity arising from uneven
sensor output or uneven illumination. Correction is
provided on either an 8-pixel group or is applied
separately to each pixel. Dark level correction and
gamma correction are also provided.
Two-dimensional Error Diffusion/Dithering is performed
on halftone images.
The CXD9450 includes an 8 x 8 dither table, which is
programmable and stored internally (8-bits per table
entry). The table is arranged in a matrix of 8 rows by 8
columns. The video processing circuit provides mixed-
mode detection/processing and multi-level Resolution
Conversion for the scanner multi-level data. The
conversion ratio of the multi-level Resolution Conversion
is fixed to B4-A4 conversion.
Single-Chip FaxEngine Product Family Single-Chip FaxEngine and Integrated Analog Device
6Conexant 100544C
Operator Panel Interface
Operator Panel functions are supported by the operator
output bus OPO[7:0], the operator input bus OPI [3:0],
and two control outputs (LCDCS and LEDCTRL).
The CXD9450 can directly interface to a 32-key keypad.
External blocking diodes are required to isolate the
keyboard strobe lines from the LED’s, as the LED’s and
keyboard strobe signals use the same lines. Up to 8x15
keyboard array can be supported with external circuitry.
Up to eight LEDs can be directly driven by the CXD9450.
To prevent the dim LED glow that keyboard strobing
would cause, an LED control signal is provided to disable
the LED’s during keyboard strobing.
A 2-line LCD display module with 20 characters per line
can be supported.
Synchronous Serial Interface (SSI F)
Two Synchronous only Serial Interfaces (SSIF) are built
into the CXD9450, which allows it to communicate with
external peripherals. Each SSIF provides separate
signals for Data (SSTXD, SSRXD), Clock (SSCLK), and
Status (SSSTAT). Each SSIF is a duplex, three-wire
system. The SSIF may be configured to operate as
either a master or a slave interface. The bit rate, clock
polarity, clock phase, and data shifting order are
programmable.
Synchronous/Asynchronous Serial Interface (SASIF)
One Synchronous/Asynchronous Serial Interface
(SASIF) performs the following:
Serial-parallel conversion of data received from a
peripheral device
Parallel-to-serial conversion of data for transmission
to a peripheral device
This interface consists of serial transmit data (SASTXD),
serial receive data (SASRXD), and a serial clock
(SASCLK). The SASIF includes a programmable bit rate
generator for asynchronous and synchronous
operations. The data shifting order, data bit number, and
the SASCLK polarity are programmable.
Real-Time Clock (RTC)
The CXD9450 includes a battery backup real-time clock.
The RTC will automatically maintain the proper date and
time for 32 years. Leap year compensation is included. A
32.768 KHz or 65.536 KHz crystal is required by the
RTC.
Tone Generator
The CXD9450 provides a programmable tone generator
output. The frequency of the tone generator is
programmable from 400 Hz to 4 KHz. By using a PWM
programmable high frequency as a modulation
frequency, the output level can be made programmable.
Watchdog Timer
The Programmable Watchdog Timer is intended to guard
against firmware lockup on the part of either executive-
controlled background tasks or interrupt-driven tasks,
and can only be enabled by a sequence of events under
control of the Watchdog Control Logic. Once the
Watchdog Timer has been enabled, it can not be
disa bled unless a system reset occurs.
Reset and Power Control
The RESETn I/O pin provides an internally generated
reset output to external circuits, or it can accept an
externally generated reset signal. This reset signal will
not reset the RTC. Separate RTC battery power inputs
are provided for battery-backup functions. A BATRSTn
pin is provided, which resets the RTC circuits and other
SCC circuits.
Power Up/Down Control
Power Up/Down detection is provided internally. The
threshold voltages are:
Power Up detection level = 2.83 V to 2.95 V
An internally generated power down signal controls
internal switching between primary and battery power.
This control signal is also provided as an output on the
PWRDWNn pin. An externally generated power down
detector (optional) can be provided as an input on the
PWRDWNn pin by setting the INTPWRDWNEn pin.
Single-Chip FaxEngine and Integrated Analog Device Single-Chip FaxEngine Product Family
100544C Conexant 7
Stand-by and Sleep Modes
Two power saving modes are provided to reduce the
power consumption. In Stand-by mode, the CPU is
functional but the modem clock is turned off to save
power. When this occurs, the modem may be activated
by software under different conditions. In Sleep mode,
the clock is cut off from both the modem and the CPU to
increase the power savings. The DRAM refresh is still
functional.
The system can be activated by paper insertion, key
pressing events, and telephone ring detection.
Embedded Modem DSP
The embedded modem DSP is a synchronous 9600 bps
(14400 bps optional) half-duplex modem with error
detection and DTMF generation/reception. It provides
data transmission/reception from regular PSTN lines,
PBX, or private lines.
The modem can operate at any standard V.29 data
speed up to 9600 bps as well as in V.21 and V.23
modes.
The modem is designed for use in Group 3 facsimile
machines, satisfies the requirements specified in ITU-T
recommendations V.29, V.27 ter, V.21 Channel 2, and
T.4, and meets the signaling requirements of T.30. It also
performs HDLC framing according to T.30 at all speeds.
Software and Firmware Support Fea tures
Available software and embedded firmware provides the
following:
Modem support for speeds up to 9600 bps (V.17
optional)
ECM under conditional assembly
DRAM memory support under conditional assembly
MH, MR and MMR support
Page memory receiving
5 ms minimum scan line time
Conditional Error Diffusion or Dither table (8x8)
support
Dark Level Correction support
Single motor support
32-key operator panel support
Call progress support for Europe and US
Monochrome inkjet print engine support
CXD9450 Pin Assignments and Signal Definit i ons
The CXD9450 176-pin TQFP signals are shown in
Figure 2 and listed in Table 1.
Power Requirements
Power requirements are listed in Table 2.
Absolute Maximum Ratings
Absolute maximum ratings are listed in Table 3.
Crystal Specif i cations
The crystal specifications are listed in Table 4.
Package Dimensions
The 176-pin TQFP package dimensions are shown in
Figure 3.
Single-Chip FaxEngine Product Family Single-Chip FaxEngine and Integrated Analog Device
8Conexant 1100544C
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
132
131
130
129
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
GPIO[30]
GPIO[29]
GPO[30]
GPO[29]
GPO[28]
GPO[27]
GPO[26]
GPIO[28]
GPIO[27]
GPIO[26]
GPIO[25]
VSS
TONE
VDD
START
CLK1
CLK1n/GPO[25]
CLK2/GPO[24]
FCSn[1]/VIDCTL[0]/GPO[23]
FCSn[2]/VIDCTL[1]/GPO[22]
GPIO[8]/FWRn
GPIO[9]/FRDn
GPIO[1]/SASTXD
GPIO[2]/SASRXD
GPIO[3]/SASCLK
GPIO[18]/IRQ[9]n
VSS
RESETn
OPI[0]/GPIO[21]/SSRXD1
OPI[1]/GPIO[22]/SSSTAT1
OPI[2]/GPIO[23]/SSCLK1
OPI[3]/GPIO[24]
OPO[0]/GPO[8]/SMPWRCTRL
OPO[1]/GPO[9]/PMPWRCTRL
OPO[2]/GPO[10]/RINGER
OPO[3]/GPO[11]
OPO[4]/GPO[12]/SSTXD1
OPO[5]/GPO[13]
OPO[6]/GPO[14]
OPO[7]/GPO[15]
THADI
VDD
IVREFp
IVREFn
STRB[3]
STRB[2]
STRB[1]
STRB[0]
STRBPOL/DMAREQ
VDD
GPIO[17]
GPIO[16]/IRQ[8]
GPIO[15]/CS[5]n
GPIO[14]/CS[4]n
GPIO[13]/CS[3]n
GPIO[12]/CS[2]n
GPIO[4]/CPCIN
VSS
LEDCTRL/GPO[16]
NC
LCDCS/GPO[17]
GPIO[7]/SSRXD2
GPIO[6]/SSTXD2
GPIO[5]/SSCLK2
GPIO[10]/SSSTAT2
VDRAM
RASn
CAS[1]n
CAS[0]n
DWRn
VBAT
XIN
XOUT
WRPROTn
CS0n
TEST[1]
TEST[0]
BATRSTn
INTPWRDWNEn
PWRDWNn
NC
ADGA
VREFn/CLREF
VIN
ADGA
ADVA
ADXG
VREFp
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
176
175
174
173
172
171
170
169
168
167
166
165
164
163
162
161
160
159
158
157
156
155
154
153
152
151
150
149
148
147
146
145
144
143
142
141
140
139
138
137
136
135
134
133
222DS - SCE100 -176 TQFP F2
D[4]
D[5]
D[6]
D[7]
VDDPLL
WAITn/GPO[19]
REGDMA/GPO[18]
SM[0]/GPO[4]
SM[1]/GPO[5]
SM[2]/GPO[6]
SM[3]/GPO[7]
PM[0]/GPO[0]
PM[1]/GPO[1]
PM[2]/GPO[2]
PM[3]/GPO[3]
VDD
SXOUT
SXIN
VSS
CS1n/GPO[21]
ROMCSn
SYNC/GPO[20]
WRn
RDn
DEBUGn
TSTCLK
VSSPLL
SA1CLK
SR1IO
SR4OUT
SR3IN/DSPIRQn
IA1CLK
IACLK/DSPCSn
IARESET
GPIO[37]/IRQ15n
GPO[31]/SR3OUT
GPIO[0]/SR4IN
VDD
GPIO[36]
GPIO[35]
GPIO[34]
GPIO[33]
GPIO[32]
GPIO[31]
Single-Chip FaxEngine (CXD9450)
VSS
D[3]
D[2]
D[1]
D[0]
A[23]/EYEXY
A[22]/EYESYNC
A[21]/EYECLK
A[20]
A[19]
A[18]
VDD
A[17]
A[16]
A[15]
A[14]
VSS
A[13]
A[12]
A[11]
A[10]
A[9]
A[8]
A[7]
A[6]
A[5]
A[4]
VDD
A[3]
A[2]
A[1]
A[0]
GPIO[20]/ALTTONE
NC
NC
NC
NC
NC
GPIO[19]/RDY/SEROUT
GPIO[11]/BE/SERINP
VSS
PCLK/DMAACK
PDAT
PLAT
Figure 2. CXD9450 176-Pin TQFP Signals
Single-Chip FaxEngine and Integrated Analog Device Single-Chip FaxEngine Product Family
100544C Conexant 9
Table 1. CXD9450 176-Pin TQFP Assignments
Pin Signal Label I/O Input
Type Output
Type Pin Description
1 VSS VSSi
2 D[3] I/O Tu 13Xs CPU Data Bus
3 D[2] I/O Tu 13Xs CPU Data Bus
4 D[1] I/O Tu 13Xs CPU Data Bus
5 D[0] I/O Tu 13Xs CPU Data Bus
6 A[23]/EYEXY I/O Tu 13Xs CPU Address Bus
7 A[22]/EYESYNC I/O Tu 13Xs CPU Address Bus
8 A[21]/EYECLK I/O Tu 13Xs CPU Address Bus
9 A[20] I/O Tu 13Xs CPU Address B us
10 A[19] I/O Tu 13Xs CPU Address B us
11 A[18] I/O Tu 13Xs CPU Address B us
12 VDD VDDo
13 A[17] I/O Tu 13Xs CPU Address B us
14 A[16] I/O Tu 13Xs CPU Address B us
15 A[15] I/O Tu 13Xs CPU Address B us
16 A[14] I/O Tu 13Xs CPU Address B us
17 VSS VSSo
18 A[13] I/O Tu 13Xs CPU Address B us
19 A[12] I/O Tu 13Xs CPU Address B us
20 A[11] I/O Tu 13Xs CPU Address B us
21 A[10] I/O Tu 13Xs CPU Address B us
22 A[9] I/O Tu 13Xs CPU Address B us
23 A[8] I/O Tu 13Xs CPU Address B us
24 A[7] I/O Tu 13Xs CPU Address B us
25 A[6] I/O Tu 13Xs CPU Address B us
26 A[5] I/O Tu 13Xs CPU Address B us
27 A[4] I/O Tu 13Xs CPU Address B us
28 VDD VDDi
29 A[3] I/O Tu 13Xs CPU Address B us
30 A[2] I/O Tu 13Xs CPU Address B us
31 A[1] I/O Tu 13Xs CPU Address B us
32 A[0] I/O Tu 13Xs CPU Address B us
33 GPIO[20]/ALTTONE I/O Hu 13Xs
34 NC Reserved
35 NC Reserved
36 NC Reserved
37 NC Reserved
38 NC Reserved
39 GPIO[19]/RDY/SEROUT I/O Hu 13Xs
40 GPIO[11]/BE/SERINP I/O Hu 13Xs
41 VSS VSSi
42 PCLK/DMAACK O 3XC
43 PDAT O 2XC
44 PLAT O 3XC
Single-Chip FaxEngine Product Family Single-Chip FaxEngine and Integrated Analog Device
10 Conexant 1100544C
Table 1. CXD9450 176-Pin TQFP Assignments (Cont'd)
Pin Signal Label I/O Input
Type Output
Type Pin Description
45 STRB[3] O 1XC
46 STRB[2] O 1XC
47 STRB[1] O 1XC
48 STRB[0] O 1XC
49 STRBPOL/DMAREQ I H
50 VDD VDDo
51 GPIO[17] I/O Hu 13Xs
52 GPIO[16]/IRQ[8] I/O Hu 13Xs
53 GPIO[15]/CS[5]n I/O Hu 13Xs
54 GPIO[14]/CS[4]n I/O Hu 13Xs
55 GPIO[13]/CS[3]n I/O Hu 13Xs
56 GPIO[12]/CS[2]n I/O Hu 13Xs
57 GPIO[4]/CPCIN I/O Hu 13Xs
58 VSS VSSo
59 LEDCTRL/GPO[16] O 4XC
60 NC Reserved
61 LCDCS/GPO[17] O 1XC
62 GPIO[7]/SSRXD2 I/O Hu 13Xs
63 GPIO[6]/SSTXD2 I/O Hu 13Xs
64 GPIO[5]/SSCLK2 I/O Hu 13Xs
65 GPIO[10]/SSSTAT2 I/O Hu 13Xs
66 VDRAM VDDio
67 RASn O 13Xs
68 CAS[1]n O 13Xs
69 CAS[0]n O 13Xs
70 DWRn O 13Xs
71 VBAT VDDio
72 XIN I Osc1
73 XOUT O Osc1
74 WRPROTn O 1XC
75 CS0n O 13Xs
76 TEST[1] I Hd
77 TEST[0] I Hd
78 BATRSTn I H
79 INTPWRDWNEn I H
80 PWRDWNn I/O H 13Xs
81 NC Reserved
82 ADGA VADG PADC
83 VREFn/CLREF I VR- PADC
84 VIN I VA PADC
85 ADGA VADG PADC
86 ADVA VADV PADC
87 ADXG VXG PADC
88 VREFp I VR PADC
Single-Chip FaxEngine and Integrated Analog Device Single-Chip FaxEngine Product Family
100544C Conexant 11
Table 1. CXD9450 176-Pin TQFP Assignments (Cont'd)
Pin Signal Label I/O Input
Type Output
Type Pin Description
89 IVREFn O VR- PADC
90 IVREFp O VR+ PADC
91 VDD VDDi
92 THADI I Analog TADC
93 OPO[7]/GPO[15] O 13Xs
94 OPO[6]/GPO[14] O 13Xs
95 OPO[5]/GPO[13] O 13Xs
96 OPO[4]/GPO[12]/SSTXD1 O 13Xs
97 OPO[3]/GPO[11] O 13Xs
98 OPO[2]/GPO[10]/RINGER OZ 13Xs
99 OPO[1]/GPO[9]/PMPWRCTRL O 13Xs
100 OPO[0]/GPO[8]/SMPWRCTRL O 13Xs
101 OPI[3]/GPIO[24] I/O Hu 13Xs
102 OPI[2]/GPIO[23]/SSCLK1 I/O Hu 13Xs
103 OPI[1]/GPIO[22]/SSSTAT1 I/O Hu 13Xs
104 OPI[0]/GPIO[21]/SSRXD1 I/O Hu 13Xs
105 RESETn I/O Hu 2XC
106 VSS VSSo
107 GPIO[18]/IRQ[9]n I/O Hu 13Xs
108 GPIO[3]/SASCLK I/O Hu 13Xs
109 GPIO[2]/SASRXD I/O Hu 13Xs
110 GPIO[1]/SASTXD I/O Hu 13Xs
111 GPIO[9]/FRDn I/O Hu 13Xs
112 GPIO[8]/FWRn I/O Hu 13Xs
113 FCSn[2]/VIDCTL[1]/GPO[22] O 13Xs
114 FCSn[1]/VIDCTL[0]/GPO[23] O 13Xs
115 CLK2/GPO[24] O 13Xs
116 CLK1n/GPO[25] O 13Xs
117 CLK1 O 2XC
118 START O 2XC
119 VDD VDDo
120 TONE O Analog
121 VSS VSSi
122 GPIO[25] I/O Hu 13Xs
123 GPIO[26] I/O Hu 13Xs
124 GPIO[27] I/O Hu 13Xs
125 GPIO[28] I/O Hu 13Xs
126 GPO[26] O 13Xs
127 GPO[27] O 13Xs
128 GPO[28] O 13Xs
129 GPO[29] O 13Xs
130 GPO[30] O 13Xs
131 GPIO[29] I/O Hu 13Xs
132 GPIO[30] I/O Hu 13Xs
Single-Chip FaxEngine Product Family Single-Chip FaxEngine and Integrated Analog Device
12 Conexant 1100544C
Table 1. CXD9450 176-Pin TQFP Assignments (Cont'd)
Pin Signal Label I/O Input
Type Output
Type Pin Description
133 GPIO[31] I/O Hu 13Xs
134 GPIO[32] I/O Hu 13Xs
135 GPIO[33] I/O Hu 13Xs
136 GPIO[34] I/O Hu 13Xs
137 GPIO[35] I/O Hu 13Xs
138 GPIO[36] I/O Hu 13Xs
139 VDD VDDi
140 GPIO[0]/SR4IN I/O Hu 13Xs
141 GPO[31]/SR3OUT O 13Xs
142 GPIO[37]/IRQ15n I Hu 13Xs
143 IARESET O 13Xs DSP to EXTIA POR
144 I ACLK/DS P CSn O 13Xs DSP to EXTIA M CLK/Ex t. Modem
CSn
145 I A1CLK I H DSP from EXTIA ICLK
146 S R3IN/DSP IRQn I H DSP from pri mary EX T IA
SOUT/EX T. Modem IRQn
147 S R4OUT O 13Xs DSP t o pri m ary EXTIA SI N
148 S R1I O O 13Xs DSP t o EXTIA CTRL1
149 SA1CLK I H DSP from EXTIA FSYNC
150 VSSPLL VSSi for PLL
151 TSTCLK O 13Xs
152 DEBUGn I Hu
153 RDn O 13Xs
154 WRn O 13Xs
155 SYNC/GPO[20] O 13Xs
156 ROMCSn O 13Xs
157 CS1n/GPO[21] O 13Xs
158 VSS VSSo
159 SXIN O Osc0
160 SXOUT O Osc0
161 VDD VDDo
162 PM[3]/GPO[3] O 13Xs
163 PM[2]/GPO[2] O 13Xs
164 PM[1]/GPO[1] O 13Xs
165 PM[0]/GPO[0] O 13Xs
166 SM[3]/GPO[7] O 13Xs
167 SM[2]/GPO[6] O 13Xs
168 SM[1]/GPO[5] O 13Xs
169 SM[0]/GPO[4] O 13Xs
170 REGDMA/GPO[18] O 13Xs
171 WAITn/GPO[19] O 13Xs
172 VDDPLL VDDi for PLL
173 D[7] I/O Tu 13Xs
174 D[6] I/O Tu 13Xs
175 D[5] I/O Tu 13Xs
176 D[4] I/O Tu 13Xs
Single-Chip FaxEngine and Integrated Analog Device Single-Chip FaxEngine Product Family
100544C Conexant 13
Table 1. CXD9450 176-Pin TQFP Assignments (Cont'd)
Notes: I/O Type Combinations
u = Pull up
d = Pull down
s = Slew rate control
h = hysteresis
t = non-hysteresis input
13X = Programmable drive 1X or 3X
1XC = 3 V CMOS output 1X drive
2XC = 3 V CMOS output 2X drive
3XC = 3 V CMOS output 3X drive
4XC = 3 V CMOS output 4X drive
Osc0 = System Oscillator pad
Osc1 = RTC Oscillator pad
Where:
13X s
| |____ Slew Rate Control
|________ 1X or 3X driv e
Table 2. CXD9450 Current and Power Requirements
Power Source Voltage1Typical
Current
@25°C3
Maximum
Current
@ 0°C3
Typical
Power
@25°C3
Maximum
Power
@ 0°C3
Primary Power +3.3 V ± 0.3 V 130 mA 140 mA 430 mW 500 mW
Battery Power and RTC2+2.7 V to VDD 60 µA 64 µA 180 µW 205 µW
Notes:
1. Input voltage rippl es =0.1 vol t s peak-to-peak. The ampli tude of any f requency between 20 KHz and 150 KHz m ust be les s than
500 microv ol ts peak.
2. Real-Time Clock (RTC) battery power meas urement s made with a 32.768 K Hz cryst al oscillator.
3. Normal mode
Table 3. CXD9450 Absolute Maximum Ratings
Parameter Symbol Limits Units
Supply V ol tage VDD -0.5 to + 4.6 V
Input Vol tage VIN -0.5 to + 4.6 V
Operating Temperature Range TA-0 to +70 °C
Storage Temperat ure Range TSTG -55 to +125 °C
Analog Input s VIN -0.3 to (+3.3V +0.3V) V
Voltage A ppl i ed t o Outputs i n Hi gh Impedance (Of f ) State VHZ -0.5 to + 4.6 V
DC Input Clam p Current IIK ±20 mA
DC Output Clam p Current IOK ±20 mA
Stati c Discharge Voltage (25° C) VESD ±2500 V
Latch-up Current (25° C) ITRIG ±200 mA
Single-Chip FaxEngine Product Family Single-Chip FaxEngine and Integrated Analog Device
14 Conexant 1100544C
Table 4. Crystal Specifications - 32.256 MHz Functional Mode
Characteristic HC49U-32.256-FL HC49U-32.256-L
Conexant Part No.
Electrical
Frequency 32.256 MHz nom i nal 32.256 MHz nomi nal
Frequency Tolerance ±50 ppm (CL = 18 pF) ±50 ppm (CL = 18 pF)
Frequency St abilit y
vs. Tem perature ±35 ppm (-20°C to 70° C) ±35 ppm (-20°C to 70° C)
vs. A gi ng ±15 ppm/ 5 years ±15 ppm/5 years
Oscillati on Mode Fundamental Third Overtone
Calibration M ode Parallel resonant Parallel resonant
Load Capacitance, CL18 pF nom. 18 pF nom.
Shunt Capaci tance, CO7 pF max. 7 pF m ax.
Series Resist ance, R135 max. @100 nW driv e l evel 40 max. @100 nW drive l evel
Drive Level 100 µW correlation; 100 µW correlati on;
500 µW max. 1.0 mW max.
Operating Temperat ure 0°C to 70°C -20°C to 70°C
Storage Temperat ure –40°C to 85°C –40°C to 85°C
Mechanical
Holder Type SMT Through Hole
Third Lead Required Required
Notes:
1. Characteri stic s @ 25°C unles s otherwis e not ed.
2. Suggested supplier:
ILSI America
5458 Louie Lane
Reno, NV 89511
USA
(702) 851-8880
Single-Chip FaxEngine and Integrated Analog Device Single-Chip FaxEngine Product Family
100544C Conexant 15
Figure 3. 176-Pin TQFP Package Dimensions
Further Information
literature@conexant.com
(800) 854-8099 (North America)
(949) 483-6996 (International)
Printed in USA
World Headquarters
Conexant Systems, Inc.
4311 Jamboree Road
Newport Beach, CA
92660-3007
Phone: (949) 483-4600
Fax 1: (949) 483-4078
Fax 2: (949) 483-4391
Americas
U.S. Northwest/
Pacific Northwest Santa Clara
Phone: (408) 249-9696
Fax: (408) 249-7113
U.S. Southwest Los Angeles
Phone: (805) 376-0559
Fax: (805) 376-8180
U.S. Southwest Orange County
Phone: (949) 483-9119
Fax: (949) 483-9090
U.S. Southwest San Diego
Phone: (858) 713-3374
Fax: (858) 713-4001
U.S. North Central Illinois
Phone: (630) 773-3454
Fax: (630) 773-3907
U.S. South Central Texas
Phone: (972) 733-0723
Fax: (972) 407-0639
U.S. Northeast Massachusetts
Phone: (978) 367-3200
Fax: (978) 256-6868
U.S. Southeast North Carolina
Phone: (919) 858-9110
Fax: (919) 858-8669
U.S. Southeast Florida/
South America
Phone: (727) 799-8406
Fax: (727) 799-8306
U.S. Mid-Atlantic Pennsylvania
Phone: (215) 244-6784
Fax: (215) 244-9292
Canada Ontario
Phone: (613) 271-2358
Fax: (613) 271-2359
Europe
Europe Central Germany
Phone: +49 89 829-1320
Fax: +49 89 834-2734
Europe North England
Phone: +44 1344 486444
Fax: +44 1344 486555
Europe Israel/Greece
Phone: +972 9 9524000
Fax: +972 9 9573732
Europe South France
Phone: +33 1 41 44 36 51
Fax: +33141443690
Europe Mediterranean Italy
Phone: +39 02 93179911
Fax: +39 02 93179913
Europe Sweden
Phone: +46 (0) 8 5091 4319
Fax: +46 (0) 8 590 041 10
Europe Finland
Phone: +358 (0) 9 85 666 435
Fax: +358 (0) 9 85 666 220
Asia Pacific
Taiwan
Phone: (886-2) 2-720-0282
Fax: (886-2) 2-757-6760
Australia
Phone: (61-2) 9869 4088
Fax: (61-2) 9869 4077
China–Central
Phone: 86-21-6361-2515
Fax: 86-21-6361-2516
China–South
Phone: (852) 2 827-0181
Fax: (852) 2 827-6488
China South (Satellite)
Phone: (86) 755-518-2495
China–North
Phone: (86-10) 8529-9777
Fax: (86-10) 8529-9778
India
Phone: (91-11) 692-4789
Fax: (91-11) 692-4712
Korea
Phone: (82-2) 565-2880
Fax: (82-2) 565-1440
Korea (Satellite)
Phone: (82-53) 745-2880
Fax: (82-53) 745-1440
Singapore
Phone: (65) 737 7355
Fax: (65) 737 9077
Japan
Phone: (81-3) 5371 1520
Fax: (81-3) 5371 1501
www.conexant.com
0
.
0
Sa
l
es
Offi
ces