VESD09A4A-HSF
www.vishay.com Vishay Semiconductors
Rev. 1.7, 04-Jan-2019 2Document Number: 81834
For technical questions, contact: ESDprotection@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
BiAs-MODE (4-line bidirectional asymmetrical protection mode)
With the VESD09A4A-HSF up to 4 signal- or data-lines (L1 to L4) can be protected against voltage transients. With pin 2
connected to ground and pin 1, 3, 4 and 6 connected to a signal- or data-line which has to be protected. As long as the voltage
level on the data- or signal-line is between 0 V (ground level) and the specified maximum reverse working voltage (VRWM) the
protection diode between data line and ground offer a high isolation to the ground line. The protection device behaves like an
open switch.
As soon as any positive transient voltage signal exceeds the break through voltage level of the protection diode, the diode
becomes conductive and shorts the transient current to ground. Now the protection device behaves like a closed switch. The
clamping voltage (VC) is defined by the breakthrough voltage (VBR) level plus the voltage drop at the series impedance
(resistance and inductance) of the protection device.
Any negative transient signal will be clamped accordingly. The negative transient current is flowing in the forward direction of
the protection diode. The low forward voltage (VF) clamps the negative transient close to the ground level.
Due to the different clamping levels in forward and reverse direction the VESD09A4A-HSF clamping behaviour is bidirectional
and asymmetrical (BiAs).
Note
• BiAs mode (between pin 1 and pin 2).
If a higher surge current or peak pulse current (IPP) is needed, some protection diodes in the VESD09A4A-HSF can also be used
in parallel in order to "multiply" the performance. If two diodes are switched in parallel you get
• double surge power = double peak pulse current (2 x IPPM)
• half of the line inductance = reduced clamping voltage
• half of the line resistance = reduced clamping voltage
• double line capacitance (2 x CD)
• double reverse leakage current (2 x IR)
ELECTRICAL CHARACTERISTICS VESD09A4A-HSF (Pin 1, 3, 4, or 5 to pin 2)
(Tamb = 25 °C, unless otherwise specified)
PARAMETER TEST CONDITIONS/REMARKS SYMBOL MIN. TYP. MAX. UNIT
Protection paths Number of lines which can be protected Nchannel - - 1 lines
Reverse stand-off voltage Max. reverse working voltage VRWM --9V
Reverse voltage at IR = 0.1 μA VR9--V
Reverse current at VR = VRWM = 9 V IR- < 0.01 0.1 μA
Reverse breakdown voltage at IR = 1 mA VBR 11.2 13 V
Reverse clamping voltage at IPP = 1.5 A, acc. IEC 61000-4-5 VC-23V
Forward clamping voltage at IF = 1.5 A, acc. IEC 61000-4-5 VF-2V
Capacitance at VR = 0 V; f = 1 MHz CD-6.210pF
at VR = 4.5 V; f = 1 MHz CD-3.24pF
21003
L4
L1
L3
L2
123
65
123
65