General Description
The MAX3394E/MAX3395E/MAX3396E bidirectional
level translators provide level shifting required for data
transfer in a multivoltage system. Internal slew-rate
enhancement circuitry features 10mA current-sink and
15mA current-source drivers to isolate capacitive loads
from lower current drivers. In open-drain systems, slew-
rate enhancement enables fast data rates with larger
pullup resistors and increased bus load capacitance.
Externally applied voltages, VCC and VL, set the logic-
high levels for the device. A logic-low signal on one I/O
side of the device appears as a logic-low signal on the
opposite I/O side, and vice-versa. Each I/O line is
pulled up to VCC or VLby an internal pullup resistor,
allowing the devices to be driven by either push-pull or
open-drain drivers.
The MAX3394E/MAX3395E/MAX3396E feature a tri-
state output mode, thermal-shutdown protection, and
±15kV Human Body Model (HBM) ESD protection on
the VCC side for greater protection in applications that
route signals externally.
The MAX3394E/MAX3395E/MAX3396E accept VCC volt-
ages from +1.65V to +5.5V, and VLvoltages from +1.2V
to VCC, making them ideal for data transfer between low
voltage ASIC/PLDs and higher voltage systems. The
MAX3394E/MAX3395E/MAX3396E operate at a guaran-
teed data rate of 6Mbps with push-pull drivers and
1Mbps with open-drain drivers.
The MAX3394E is a dual-level translator available in
9-bump UCSP™ and 8-pin 3mm x 3mm TDFN packages.
The MAX3395E is a quad-level translator available in 12-
bump UCSP, and 12-pin 4mm x 4mm TQFN packages.
The MAX3396E is an octal-level translator available in 20-
bump UCSP and 20-pin 5mm x 5mm TQFN packages.
The MAX3394E/MAX3395E/MAX3396E operate over the
extended -40°C to +85°C temperature range.
Applications
Multivoltage Bidirectional Level Translation
SPI™, MICROWIRE™, and I2C Level Translation
Open-Drain Rise-Time Speed-Up
High-Speed Bus Fan-Out Expansion
Cell Phones
Telecom, Networking, Servers, RAID/SAN
Features
♦±15kV ESD Protection on I/O VCC_ Lines
♦Bidirectional Level Translation Without Direction
Pin
♦I/O VL_ and I/O VCC_ 10mA Sink-/15mA Source-
Current Capability
♦Slew-Rate Enhancement Circuitry Supports
Larger Capacitive Loads or Larger External Pullup
Resistors
♦6Mbps Push-Pull/1Mbps Open-Drain Guaranteed
Data Rate
♦Wide Supply-Voltage Range: Operation Down to
+1.2V on VLand +1.65V on VCC
♦Low Supply Current in Tri-State Output Mode
(3µA typ)
♦Low Quiescent Current
♦Thermal-Shutdown Protection
♦UCSP, TDFN, and TQFN Packages
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
________________________________________________________________
Maxim Integrated Products
1
19-3884; Rev 2; 2/07
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
1234
8765
VL
I/O VL1
I/O VL2
GND
*CONNECT EXPOSED PAD TO GROUND
*EP
I/O VCC2
I/O VCC1
EN
VCC
MAX3394E
TDFN
TOP VIEW
(LEADS ON BOTTOM)
+
Pin Configurations
Ordering Information
PART PIN-PACKAGE PKG CODE
MAX3394EETA+T 8 TDFN-EP** T833-1
MAX3394EEBL+T 9 UCSP B9-5
MAX3395EETC+ 12 TQFN-EP** T1244-4
MAX3395EEBC+T 12 UCSP B12-1
MAX3396EEBP+T* 20 UCSP B20-1
MAX3396EETP+* 20 TQFN-EP** T2055-4
MICROWIRE is a trademark of National Semiconductor Corp.
SPI is a trademark of Motorola, Inc.
UCSP is a trademark of Maxim Integrated Products, Inc.
Note: All devices specified over the -40°C to +85°C operating
range.
+
Denotes lead(Pb)-free/RoHS-compliant package.
*
Future product—contact factory for availability.
**EP = Exposed paddle.
Pin Configurations continued at end of data sheet.
Selector Guide appears at end of data sheet.
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
2 _______________________________________________________________________________________
ABSOLUTE MAXIMUM RATINGS
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
(All voltages referenced to GND.)
VCC ......................................................................... -0.3V to +6V
VL............................................................................ -0.3V to +6V
I/O VCC_ ...................................................... -0.3V to VCC + 0.3V
I/O VL_ ........................................................... -0.3V to VL+ 0.3V
EN ........................................................................... -0.3V to +6V
Short-Circuit Duration I/O VL_, I/O VCC_ to GND ..... Continuous
Maximum Continuous Current ........................................ ±50mA
Continuous Power Dissipation (TA= +70°C)
8-Pin TDFN (derate 18.2mW/°C above +70°C) ........ 1455mW
9-Bump UCSP (derate 4.7mW/°C above +70°C) ........ 379mW
12-Pin TQFN (derate 16.9mW/°C above +70°C) ........1349mW
12-Bump UCSP (derate 6.5mW/°C above +70°C) ..... 519mW
20-Pin TQFN (derate 20.8mW/°C above +70°C) ........1667mW
20-Bump UCSP (derate 10.0mW/°C above +70°C) .....800mW
Operating Temperature Range ......................... -40°C to +85°C
Storage Temperature Range ........................... -65°C to +150°C
Junction Temperature .....................................................+150°C
Bump Temperature (soldering) ...................................... +235°C
Lead Temperature (soldering, 10s) ............................... +300°C
ELECTRICAL CHARACTERISTICS
(VCC = +1.65V to +5.5V, VL= +1.2V to VCC; CIOVL ≤15pF, CIOVCC ≤15pF; TA= -40°C to +85°C, unless otherwise noted. Typical val-
ues are at TA= +25°C.) (Note 1)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
POWER SUPPLY
VL Supply Range VL1.2 VCC V
VCC Supply Range VCC 1.65 5.50 V
MAX3394E 150
MAX3395E 300Supply Current from VCC ICC I/O lines internally
pulled up
MAX3396E 600
µA
MAX3394E 30
MAX3395E 30
Supply Current from VLILI/O lines internally
pulled up MAX3396E 30
µA
VCC Tri-State Supply Current ICC-3 EN = GND, TA = +25°C 3 6 µA
VL Tri-State Supply Current IL-3 EN = GND, TA = +25°C 0.7 2 µA
LOGIC I/O
I/O VL_ Input-Voltage High
Threshold VIHL 0.7 x
VLV
I/O VL_ Input-Voltage Low
Threshold VILL 0.3 x
VLV
I/O VL_ Internal Pullup DC
Resistance RLEN = VCC or VL51020kΩ
I/O VL_ Source Current During
Low-to-High Transition IIHL VL = +1.2V 15 mA
I/O VL_ Sink Current During High-
to-Low Transition IILL VCC = +1.65V 10 mA
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
_______________________________________________________________________________________ 3
ELECTRICAL CHARACTERISTICS (continued)
(VCC = +1.65V to +5.5V, VL= +1.2V to VCC; CIOVL ≤15pF, CIOVCC ≤15pF; TA= -40°C to +85°C, unless otherwise noted. Typical val-
ues are at TA= +25°C.) (Note 1)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
I/O VL_ Low-to-High Transition
Threshold VL-TH VCC = +3.3V, VL = +1.8V 0.3 x
VL
0.5 x
VLV
I/O VL_ sink current = 5mA, VILC = 0V 0.25
I/O VL_ Output-Voltage Low VOLL I/O VL_ sink current = 10mA, VILC ≤ 0.4V or
0.2 x VL
VILC +
0.4V
V
I/O VL_ Tri-State Output Leakage
Current EN = GND, TA = +25°C -1 +1 µA
I/O VCC_ Input-Voltage High
Threshold VIHC (Note 2) 0.7 x
VCC V
I/O VCC_ Input-Voltage Low
Threshold VILC (Note 2) 0.3 x
VCC V
I/O VCC_ Internal Pullup DC
Resistance RCC EN = VCC or VL51020kΩ
I/O VCC_ Source Current During
Low-to-High Transition IIHCC VCC = +1.65V 15 mA
I/O VCC_ Sink Current During
High-to-Low Transition IILCC VCC = +1.65V 10 mA
I/O VCC_ Low-to-High Transition
Threshold VCC-TH VCC = +3.3V, VL = +1.8V 0.3 x
VCC
0.5 x
VCC V
I/O VCC_ sink current = 5mA, VILL = 0V 0.25
I/O VCC_ Output-Voltage Low VOLC I/O VCC_ sink current = 10mA, VILL ≤ 0.4V
or 0.2 x VL
VILL +
0.4V
V
I/O VCC_ Tri-State Output
Leakage Current EN = GND, TA = +25°C -1 +1 µA
EN Input-Voltage High Threshold VIHE 0.7 x
VLV
EN Input-Voltage Low Threshold VILE 0.3 x
VLV
EN Pin Input Leakage Current TA = +25°C -1 +1 µA
ESD PROTECTION
I/O VCC_ ESD Protection CVCC = 1µF, Human Body Model ±15 kV
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
4 _______________________________________________________________________________________
TIMING CHARACTERISTICS
(VCC = +1.65V to +5.5V, VL= +1.2V to VCC; CIOVL ≤15pF, CIOVCC ≤15pF; TA= -40°C to +85°C, unless otherwise noted. Typical val-
ues are at TA= +25°C.) (Note 1)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Push-pull driver, Figure 1 50
I/O VCC_ Rise Time tRVCC Open-drain driver, internal pullup, Figure 2 500 ns
Push-pull driver, Figure 1 50
I/O VCC_ Fall Time tFVCC Open-drain driver, internal pullup, Figure 2 50 ns
Push-pull driver, Figure 3 50
I/O VL_ Rise Time tRVL Open-drain driver, internal pullup, Figure 4 500 ns
Push-pull driver, Figure 3 50
I/O VL_ Fall Time tFVL Open-drain driver, internal pullup, Figure 4 50 ns
Push-pull driver, Figure 1 50
tI/OVL-VCC Open-drain driver, internal pullup, Figure 2 600
Push-pull driver, Figure 3 50
Propagation Delay
tI/OVCC-VL Open-drain driver, internal pullup, Figure 4 600
ns
Propagation Delay After EN tEN Push-pull or open-drain driver, Figure 5 5 µs
Push-pull driver 5
Channel-to-Channel Skew tSKEW Open-drain driver, internal pullup 100 ns
Push-pull driver, Figures 1, 3 6
Maximum Data Rate Open-drain driver, internal pullup,
Figures 2, 4 1Mbps
Note 1: All units are 100% production tested at TA= +25°C. Limits over the operating temperature range are guaranteed by design
and not production tested.
Note 2: During a low-to-high transition, the threshold at which the I/O changes state is the lower of VILL and VILC since the two sides
are internally connected by an internal switch while the device is in the logic-low state.
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
_______________________________________________________________________________________
5
Typical Operating Characteristics
(VCC = +2.5V, VL= +1.8V, CL= 15pF, TA= +25°C, unless otherwise noted.)
VCC SUPPLY CURRENT
vs. SUPPLY VOLTAGE
MAX3394E–96E toc01
VCC SUPPLY VOLTAGE (V)
VCC SUPPLY CURRENT (mA)
5.04.54.03.53.02.52.0
0.5
1.0
1.5
2.0
2.5
3.0
0
1.5 5.5
VL = +1.2V
DRIVING I/O VL_
1Mbps OPEN-DRAIN
6Mbps PUSH-PULL
VL SUPPLY CURRENT
vs. SUPPLY VOLTAGE
MAX3394E–96E toc02
VL SUPPLY VOLTAGE (V)
VL SUPPLY CURRENT (mA)
4.54.03.53.02.52.0
0.5
1.0
1.5
2.0
2.5
3.0
0
1.5 5.0
VCC = +5.0V
DRIVING I/O VL_
1Mbps OPEN-DRAIN
6Mbps PUSH-PULL
VCC SUPPLY CURRENT
vs. TEMPERATURE
MAX3394E–96E toc03
TEMPERATURE (°C)
VCC SUPPLY CURRENT (mA)
603510-15
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
0
-40 85
DRIVING I/O VL_
1Mbps OPEN-DRAIN
6Mbps PUSH-PULL
VL SUPPLY CURRENT
vs. TEMPERATURE
MAX3394E–96E toc04
TEMPERATURE (°C)
VL SUPPLY CURRENT (mA)
603510-15
0.05
0.10
0.15
0.20
0.25
0.30
0.35
0
-40 85
DRIVING I/O VL_
1Mbps OPEN-DRAIN
6Mbps PUSH-PULL
0
1.5
1.0
0.5
2.0
2.5
3.0
0403010 20 50 60 70 80 90 100
MAX3394E-96E toc05
LOAD CAPACITANCE (pF)
VCC SUPPLY CURRENT (mA)
VCC SUPPLY CURRENT
vs. LOAD CAPACITANCE
DRIVING I/O VL_
6Mbps PUSH-PULL
1Mbps OPEN-DRAIN
0
0.2
0.1
0.4
0.3
0.6
0.5
0.7
0.9
0.8
1.0
020304010 50 60 70 9080 100
MAX3394E-96E toc06
LOAD CAPACITANCE (pF)
VL SUPPLY CURRENT (mA)
VL SUPPLY CURRENT
vs. LOAD CAPACITANCE
DRIVING I/O VL_
6Mbps PUSH-PULL
1Mbps OPEN-DRAIN
0
100
50
200
150
300
250
350
450
400
500
020304010 50 60 70 9080 100
MAX3394E-96E toc07
CAPACITIVE LOAD (pF)
RISE TIME (ns)
OPEN-DRAIN RISE TIME
vs. LOAD CAPACITANCE
DRIVING I/O VL_
DRIVING I/O VCC_
OPEN-DRAIN FALL TIME
vs. LOAD CAPACITANCE
MAX3394E–96E toc08
LOAD CAPACITANCE (pF)
FALL TIME (ns)
908070605040302010
5
10
15
20
25
30
0
0 100
DRIVING I/O VCC_
DRIVING I/O VL_
PUSH-PULL RISE TIME
vs. LOAD CAPACITANCE
MAX3394E–96E toc09
LOAD CAPACITANCE (pF)
RISE TIME (ns)
908070605040302010
5
10
15
20
25
30
0
0 100
DRIVING I/O VCC_
DRIVING I/O VL_
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
6 _______________________________________________________________________________________
Typical Operating Characteristics (continued)
(VCC = +2.5V, VL= +1.8V, CL= 15pF, TA= +25°C, unless otherwise noted.)
0
4
2
8
6
12
10
14
04020 60 8010 5030 70 90 100
MAX3394E-96E toc10
LOAD CAPACITANCE (pF)
FALL TIME (ns)
PUSH-PULL FALL TIME
vs. LOAD CAPACITANCE
DRIVING I/O VL_
DRIVING I/O VCC_
0
15
10
5
20
25
30
0403010 20 50 60 70 80 90 100
PROPAGATION DELAY
vs. LOAD CAPACITANCE
MAX3394E-96E toc11
LOAD CAPACITANCE (pF)
PROPAGATIN DELAY (ns)
DRIVING I/O VL_ OPEN-DRAIN
tPDHL
tPDLH
0
4
2
8
6
12
10
14
18
16
20
020304010 50 60 70 9080 100
MAX3394E-96E toc12
LOAD CAPACITANCE (pF)
PROPAGATION DELAY (ns)
DRIVING I/O VCC_ OPEN-DRAIN
PROPAGATION DELAY
vs. LOAD CAPACITANCE
tPDHL
tPDLH
PROPAGATION DELAY
vs. LOAD CAPACITANCE
MAX3394E–96E toc13
LOAD CAPACITANCE (pF)
PROPAGATION DELAY (ns)
908060 7020 30 40 5010
5
10
15
20
25
30
35
40
45
50
0
0 100
tPDHL
DRIVING I/O VL_ PUSH-PULL
tPDLH
0
4
2
8
6
12
10
14
18
16
20
020304010 50 60 70 9080 100
MAX3394E-96E toc14
LOAD CAPACITANCE (pF)
PROPAGATION DELAY (ns)
DRIVING I/O VCC_ PUSH-PULL
SEE FIGURE 3
PROPAGATION DELAY
vs. LOAD CAPACITANCE
tPDHL
40ns/div
(DRIVING I/O VL_, VCC = +2.5V, VL = +1.8V,
CL = 15pF, DATA RATE = 6Mbps)
I/O VCC_
1V/div
I/O VL_
1V/div
MAX3394E-96E toc15
200ns/div
(DRIVING I/O VL_, VCC = +5.0V, VL = +3.3V,
CL = 400pF, EXTERNAL 4.7kΩ
PULLUPS, DATA RATE = 1Mbps)
MAX3394E-96E toc17
I/O VCC_
2V/div
I/O VL_
2V/div
Detailed Description
The MAX3394E/MAX3395E/MAX3396E bidirectional
level translators provide level shifting required for data
transfer in a multivoltage system. Internal slew-rate
enhancement circuitry features 10mA current-sink and
15mA current-source drivers to isolate capacitive loads
from lower current drivers. In open-drain systems, slew-
rate enhancement enables fast data rates with larger
pullup resistors and increased bus load capacitance.
Externally applied voltages, VCC and VL, set the logic-
high levels for the device. A logic-low signal on one I/O
side of the device appears as a logic-low signal on the
opposite I/O side and vice-versa. Each I/O line is pulled
up to VCC or VLby an internal pullup resistor, allowing
the devices to be driven by either push-pull or open-
drain drivers.
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
_______________________________________________________________________________________ 7
Pin Description
PIN
MAX3394E MAX3395E MAX3396E
TDFN UCSP TQFN UCSP TQFN UCSP
NAME FUNCTION
1 A111B114D3V
CC
VCC Supply Voltage +1.65V ≤ VCC ≤ +5.5V. Bypass
VCC to GND with a 0.1µF ceramic capacitor and a
1µF or greater ceramic capacitor as close to the
device as possible.
2 B1 6 B3 4 A4 EN
Enable Input. Drive EN logic high for normal
operation. Drive EN logic low to force all I/O lines to
a high-impedance state and disconnect internal
pullup resistors.
3 A2 10 C1 18 C1 I/O VCC1 I/O 1 Referred to VCC
4 A3 9 C2 16 D1 I/O VCC2 I/O 2 Referred to VCC
5 B3 5 B4 13 D4 GND Ground
6 C3 2 A2 20 A1 I/O VL2 I/O 2 Referred to VL
7 C2 1 A1 19 B1 I/O VL1 I/O 1 Referred to VL
8 C1 12 B2 3 A3 VL
Logic Supply Voltage +1.2V ≤ VL ≤ VCC. Bypass VL
to GND with a 0.1µF or greater ceramic capacitor
as close to the device as possible.
— — 3 A3 1 B2 I/O VL3 I/O 3 Referred to VL
— — 4 A4 2 A2 I/O VL4 I/O 4 Referred to VL
— — 7 C4 15 D2 I/O VCC4 I/O 4 Referred to VCC
— — 8 C3 17 C2 I/O VCC3 I/O 3 Referred to VCC
— — — — 12 C3 I/O VCC5 I/O 5 Referred to VCC
— — — — 11 D5 I/O VCC6 I/O 6 Referred to VCC
— — — — 10 C4 I/O VCC7 I/O 7 Referred to VCC
— — — — 9 C5 I/O VCC8 I/O 8 Referred to VCC
— — — — 5 B3 I/O VL5 I/O 5 Referred to VL
— — — — 6 A5 I/O VL6 I/O 6 Referred to VL
— — — — 7 B4 I/O VL7 I/O 7 Referred to VL
— — — — 8 B5 I/O VL8 I/O 8 Referred to VL
EP — EP — EP — EP Exposed Pad. Connect exposed pad to GND.
MAX3394E/MAX3395E/MAX3396E
The MAX3394E/MAX3395E/MAX3396E feature a tri-
state output mode, thermal-shutdown protection, and
±15kV Human Body Model (HBM) ESD protection on
the VCC side for greater protection in applications that
route signals externally.
The MAX3394E/MAX3395E/MAX3396E accept VCC volt-
ages from +1.65V to +5.5V, and VLvoltages from +1.2V
to VCC, making them ideal for data transfer between low-
voltage ASIC/PLDs and higher voltage systems. The
MAX3394E/MAX3395E/MAX3396E operate at a guaran-
teed data rate of 6Mbps with push-pull drivers and
1Mbps with open-drain drivers.
Level Translation
The MAX3394E/MAX3395E/MAX3396E utilize a trans-
mission gate architecture to provide bidirectional level
translation between I/O VL_ and I/O VCC_. The trans-
mission gate architecture is comprised of a pass-FET,
gate-control logic, and slew-rate enhancement circuit-
ry. When both I/O VL_ and I/O VCC_ are logic high, the
gate-control logic disables the pass-FET, providing
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
8 _______________________________________________________________________________________
MAX3394E
MAX3395E
MAX3396E
tFVCC
tRVCC
tI/OVL-VCC
I/O VL_ I/O VCC_
50Ω
VL
VLVCC
10%
10%
90%
90%
50% 50%
50%
50%
VCC
CIOVCC
tI/OVL-VCC
VCC
EN
VL
I/O VCC
I/O VL
Figure 1. Push-Pull Driving I/O VL_ Test Circuit and Timing
MAX3394E
MAX3395E
MAX3396E
tFVCC
tRVCC
tI/OVL-VCC
I/O VL_ I/O VCC_
VL
VLVCC
10%
10%
90%
90%
50% 50%
50%
50%
VCC
CIOVCC
tI/OVL-VCC
I/O VCC
VGATE
VLVCC
EN
VGATE
Figure 2. Open-Drain Driving I/O VL_ Test Circuit and Timing
capacitive isolation between I/O lines. When one or
both I/O lines are at a logic-low level, the gate-control
logic turns the pass-FET on. When the pass-FET is
active, I/O VL_ and I/O VCC_ are connected, allowing
the logic-low signal to be expressed simultaneously on
both I/O lines.
The MAX3394E/MAX3395E/MAX3396E have internal
10kΩ(typ) pullup resistors from I/O VL_ and I/O VCC_
to the respective supply voltages, allowing operation
with open-drain drivers. Internal slew-rate enhancement
circuitry accelerates logic-state transitions, maintaining
a fast data rate with a higher bus load capacitance.
Additionally, the 10mA current sink drivers permit the
use of smaller external pullup resistors.
Internal Slew-Rate Enhancement
Internal slew-rate enhancement circuitry accelerates
logic-state changes by turning on MOSFETs MP1 and
MP2 during low-to-high logic transitions, and MOSFETs
MN3 and MN4 during high-to-low logic transitions (see
the
Functional Diagram
). During logic-state changes,
speed-up MOSFETS are triggered by I/O line voltage
thresholds. MOSFETS MN3 and MN4 sink 10mA during
high-to-low logic transitions. MP1 and MP2 source 15mA
during low-to-high logic transitions. Slew-rate enhance-
ment allows a fast data rate despite large capacitive bus
loads, and permits larger external pullup resistors.
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
_______________________________________________________________________________________ 9
MAX3394E
MAX3395E
MAX3396E
tFVL
tRVL
tI/OVCC-VL
I/O VL_ I/O VCC_
VL
VLVCC
10%
10%
90%
90%
50% 50%
50%
50%
VCC
CIOVL
tI/OVCC-VL
I/O VCC
VLVCC
EN
50ΩI/O VL
Figure 3. Push-Pull Driving I/O VCC_ Test Circuit and Timing
MAX3394E
MAX3395E
MAX3396E
tI/OVCC-VL
I/O VL_ I/O VCC_
VL
VLVCC
10%
10%
90%
90%
50% 50%
50%
50%
VCC
CIOVL tI/OVCC-VL
I/O VL
VLVCC
EN
tFVL
tRVL
VGATE
Figure 4. Open-Drain Driving I/O VCC_ Test Circuit and Timing
MAX3394E/MAX3395E/MAX3396E
Power-Supply Sequencing
The MAX3394E/MAX3395E/MAX3396E require two sup-
ply voltages. For proper operation, ensure that +1.65V ≤
VCC ≤+5.5V, and +1.2V ≤VL≤VCC. There are no restric-
tions on power-supply sequencing. During power-up or
power-down, the MAX3394E/MAX3395E/MAX3396E can
withstand either the VLor the VCC supply floating while
the other supply is applied. The device will not latch up in
this state.
Tri-State Output Mode
Connect EN to VLor VCC for normal operation. Drive
EN low to force the MAX3394E/MAX3395E/MAX3396E
to a tri-state output mode. In tri-state output mode, all
I/O lines are driven to a high-impedance state, and the
pass-FET is disabled to prevent current flow between
I/O lines. Tri-state output mode disables the internal
pullup resistors on I/O VL_ and I/O VCC_, and reduces
supply current to 3µA typ (VCC) and 0.7µA typ (VL).
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
10 ______________________________________________________________________________________
MAX3394E
MAX3395E
MAX3396E
I/O VL_ I/O VCC_
VL
VLVCC
VCC
VLVCC
EN
50Ω
RLOAD
CIOVCC
MAX3394E
MAX3395E
MAX3396E
I/O VCC_
VL
VLVCC
VCC
VLVCC
EN
50Ω
RLOAD
I/O VL_
EN
EN
TIME
TIME
tEN
tEN
I/O VCC_
V
I/O VL_
V
CIOVL
0.5V
0.2V (VL < 2V)
0.5V (VL ≥ 2V)
Figure 5. Enable Test Circuit and Timing
The high-impedance state of the I/O lines during tri-
state output mode facilitates use in multidrop networks.
In tri-state output mode, do not exceed (VL+ 0.3V) on
I/O VL_ or (VCC + 0.3V) on I/O VCC_.
Thermal-Shutdown Protection
The MAX3394E/MAX3395E/MAX3396E are protected
from thermal damage resulting from short-circuit faults.
In the event of a short-circuit fault, when the junction
temperature (TJ) reaches +125°C, a thermal sensor
forces the device into the tri-state output mode. When
TJdrops below +115°C, normal operation resumes.
±15kV ESD Protection
As with all Maxim devices, ESD-protection structures are
incorporated on all pins to protect against ESD encoun-
tered during handling and assembly. The I/O VCC_ lines
are further protected by advanced ESD structures to
guard these pins from damage caused by ESD of up to
±15kV. Protection structures prevent damage caused by
ESD events in normal operation, tri-state output mode,
and when the device is unpowered. After arresting an
ESD event, MAX3394E/MAX3395E/MAX3396E continue
to function without latching up, whereas competing
devices can enter a latched-up state and must be power
cycled to restore functionality.
Several ESD testing standards exist for gauging the
robustness of ESD structures. The ESD protection of
the MAX3394E/MAX3395E/MAX3396E is characterized
for the human body model (HBM). Figure 6a shows the
model used to simulate an ESD event resulting from
contact with the human body. The model consists of a
100pF storage capacitor that is charged to a high volt-
age then discharged through a 1.5kΩresistor. Figure
6b shows the current waveform when the storage
capacitor is discharged into a low impedance.
To ensure full ±15kV ESD protection, bypass VCC to
ground with a 0.1µF ceramic capacitor and an additional
1µF ceramic capacitor as close to the device as possible.
ESD Test Conditions
ESD performance depends on a variety of conditions.
Contact Maxim for a reliability report documenting test
setup, methodology, and results.
Applications Information
Power-Supply Decoupling
Bypass VLand VCC to ground with 0.1µF ceramic
capacitors. To ensure full ±15kV ESD protection,
bypass VCC to ground with an additional 1µF or greater
ceramic capacitor. Place all capacitors as close to the
device as possible.
Open-Drain Mode vs. Push-Pull Mode
The MAX3394E/MAX3395E/MAX3396E are compatible
with push-pull (active) and open-drain drivers. For push-
pull operation, maximum data rate is guaranteed to
6Mbps. For open-drain applications, the MAX3394E/
MAX3395E/MAX3396E include internal pullup resistors
and slew-rate enhancement circuitry, providing a maxi-
mum data rate of 1Mbps. External pullup resistors can
be added to increase data rate when the bus is loaded
by high capacitance. (See the
Use of External Pullup
Resistors
section.)
Serial-Interface Level Translation
The MAX3395E provides level translation on four I/O
lines, making it an ideal device for multivoltage I2C,
MICROWIRE, and SPI serial interfaces.
Use of External Pullup Resistors
The MAX3394E/MAX3395E/MAX3396E include internal
10kΩpullup resistors. During a low-to-high logic transi-
tion, the internal pullup resistors charge the bus capac-
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
______________________________________________________________________________________ 11
CHARGE-CURRENT-
LIMIT RESISTOR
DISCHARGE
RESISTANCE
STORAGE
CAPACITOR
Cs
100pF
RC
1MΩ
RD
1500Ω
HIGH-
VOLTAGE
DC
SOURCE
DEVICE-
UNDER-
TEST
Figure 6a. Human Body ESD Test Model
IP 100%
90%
36.8%
tRL TIME
tDL
CURRENT WAVEFORM
PEAK-TO-PEAK RINGING
(NOT DRAWN TO SCALE)
Ir
10%
0
0
AMPERES
Figure 6b. HBM Discharge Current Waveform
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
12 ______________________________________________________________________________________
GND GND GND
+1.8V
SYSTEM
CONTROLLER
+3.3V
SYSTEM
VLVCC
I/O VL1
I/O VL2
I/O VCC1
I/O VCC2
CLK
DATA
CLK
DATA
+3.3V+1.8V
EN
EN
0.1μF1μF
0.1μF
MAX3394E
Typical Operating Circuit
MP2
MP1
MN4
MN3
GATE CONTROL
SLEW-RATE
ENHANCEMENT
N-CHANNEL
PASS-FET
I/O VL_ I/O VCC_
VLVCC
VLVCC
Functional Diagram
itance with a characteristic RC charging waveform.
When the low-to-high transition threshold (VCC-TH or VL-
TH) is reached, the rise time accelerators switch on,
sourcing 15mA to fully charge the bus capacitance.
External pullup resistors reduce the time needed to
reach the low-to-high transition threshold, thereby
increasing the data rate. In the logic-low state however,
external pullup resistors increase the DC current
through the internal pass-FET, increasing the output
voltage of the device.
Smart-Card Interface
The MAX3395E provides level translation for Class A, B,
and C smart cards. When supply voltage VCC is inter-
rupted due to the disconnection of a smart card, the
device does not latch up. Normal operation resumes
upon restoration of the VCC supply voltage. The
MAX3395E provides bidirectional level translation on
four I/O lines, making it well suited for buffering and
translating 4-wire serial interfaces.
UCSP Applications Information
For the latest application details on UCSP construction,
dimensions, tape carrier information, PCB techniques,
bump-pad layout, and recommended reflow temperature
profiles, as well as the latest information on reliability test-
ing results, go to Maxim’s web site at www.maxim-
ic.com/ucsp to find the Application Note 1891:
Wafer-Level Packaging (WLP) and Its Applications
.
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
______________________________________________________________________________________ 13
123
A
B
C
UCSP
UCSP
A
B
C
12 3
4
12
VL
11
VCC
10
I/O VCC1
4
5GND
6EN
12
I/O VL2
3
987
I/O VL3
I/O VCC2
I/O VCC3
I/O VCC4
MAX3395E
I/O VL1
I/O VL4
TQFN
TOP VIEW
(BUMPS ON BOTTOM)
MAX3394E
VCC I/O VCC1I/O VCC2
I/O VL1I/O VL2
EN GND
VL
I/O VL2I/O VL4
I/O VL1I/O VL3
VLGND
VCC EN
MAX3395E
I/O VCC2I/O VCC4
I/O VCC1I/O VCC3
*CONNECT EXPOSED PAD TO GROUND
*EP
+
19
20
18
17
7
6
8
I/O VL4
EN
I/O VL5
9
I/O VL3
VCC
I/O VCC5
I/O VCC6
I/O VCC4
12
I/O VCC1
45
15 14 12 11
I/O VL1
I/O VL2
I/O VCC8
I/O VL8
I/O VL7
I/O VL6
MAX3396E
VLGND
3
13
I/O VCC3
16 10 I/O VCC7
I/O VCC2
TQFN
*CONNECT EXPOSED PAD TO GROUND
*EP
+
UCSP
A
B
C
12 3
4
I/O VL4EN
I/O VL2VL
I/O VL3I/O VL7
I/O VL1I/O VL5
MAX3396E
I/O VCC3I/O VCC7
I/O VCC1I/O VCC5
D
I/O VCC4GND
I/O VCC2VCC
5
I/O VL6
I/O VL8
I/O VCC8
I/O VCC6
TOP VIEW
(LEADS ON BOTTOM)
TOP VIEW
(BUMPS ON BOTTOM)
TOP VIEW
(BUMPS ON BOTTOM)
TOP VIEW
(LEADS ON BOTTOM)
Pin Configurations (continued)
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
14 ______________________________________________________________________________________
Selector Guide
PART NUMBER OF
TRANSLATORS
TOP
MARK
MAX3394EETA+T 2 APE
MAX3394EEBL+T 2 AEZ
MAX3395EETC+ 4 AAFZ
MAX3395EEBC+T 4 ACO
MAX3396EEBP+T 8 —
MAX3396EETP+ 8 —
Note: All devices specified over the -40°C to +85°C operating
range.
+
Denotes lead(Pb)-free/RoHS-compliant package.
Chip Information
PROCESS: BiCMOS
CONNECT EXPOSED PAD TO GND.
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
______________________________________________________________________________________ 15
Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages.)
COMMON DIMENSIONS
SYMBOL MIN. MAX.
A 0.70 0.80
D 2.90 3.10
E 2.90 3.10
A1 0.00 0.05
L0.20
0.40
PKG. CODE ND2 E2 eJEDEC SPEC b[(N/2)-1] x e
PACKAGE VARIATIONS
0.25 MIN.k
A2 0.20 REF.
2.00 REF
0.25±0.05
0.50 BSC
2.30±0.10
10
T1033-1
2.40 REF
0.20±0.05- - - -
0.40 BSC
1.70±0.10 2.30±0.10
14
T1433-1
1.50±0.10 MO229 / WEED-3
0.40 BSC - - - - 0.20±0.05 2.40 REFT1433-2 14 2.30±0.101.70±0.10
T633-2 61.50±0.10 2.30±0.10 0.95 BSC MO229 / WEEA 0.40±0.05 1.90 REF
T833-2 8 1.50±0.10 2.30±0.10 0.65 BSC MO229 / WEEC 0.30±0.05 1.95 REF
T833-3 81.50±0.10 2.30±0.10 0.65 BSC MO229 / WEEC 0.30±0.05 1.95 REF
2.30±0.10 MO229 / WEED-3 2.00 REF
0.25±0.05
0.50 BSC1.50±0.10
10
T1033-2
0.25±0.05 2.00 REF
10 0.50 BSC MO229 / WEED-3
2.30±0.10
1.50±0.10
T1033MK-1
0.40 BSC - - - - 0.20±0.05 2.40 REFT1433-3F 14 2.30±0.101.70±0.10
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
16 ______________________________________________________________________________________
9LUCSP, 3x3.EPS
PACKAGE OUTLINE, 3x3 UCSP
21-0093
1
1
L
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages.)
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
______________________________________________________________________________________ 17
12L, UCSP 4x3.EPS
F
1
1
21-0104
PACKAGE OUTLINE, 4x3 UCSP
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages.)
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
18 ______________________________________________________________________________________
24L QFN THIN.EPS
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages.)
MAX3394E/MAX3395E/MAX3396E
QFN THIN.EPS
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages.)
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
______________________________________________________________________________________ 19
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
Boblet
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
20
____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600
© 2007 Maxim Integrated Products is a registered trademark of Maxim Integrated Products, Inc.
5x4 UCSP.EPS
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages.)
Revision History
Pages changed at Rev 2: 1–4, 9, 11, 12, 14, 20