NCP374MU075TXG - ON Semiconductor

May, 2012 − Rev. 0

1Publication Order Number:

NCP374/D

NCP374

Overvoltage Up to +30 V

and Down to -30 V with

Load Switch Function

NCP374 is an over−voltage and over−current protection device.

From IN to VBUS , the part acts as a load switch protection, with

programmable current regulation. The current protection is externally

adjustable.

Additional voltage protection is available, from VBUS to IN. Due to

built−IN low RDS(on) NMOS fet, the host system is protected against

positive and negative voltage up to +28 V and down to −28 V.

The both embedded over−current and over−voltage protection

allows sustaining extreme conditions from short circuit on USB

connector, or defective WA or USB port.

Due to the NCP374 using internal NMOS, the system cost and the

PCB area of the application board are minimized.

NCP374 provides a negative going flag (FLAG) output, which

alerts the system that a fault has occurred.

Features

•Adjustable Over−Current

•Over−voltage Protection Up to 28 V and Down to −28 V

•Logic Pins EN and DIR

•Thermal Shutdown

•On−Chip Low RDS(on) NMOS Transistors

•Over−Voltage Lockout (OVLO)

•Soft Start.

•Real Shutdown Mode

•Alert FLAG Output.

•12 Leads LLGA 4 x 4 mm Package

•This is a Pb−Free Device

Typical Applications

•USB Ports

•Tablets

•Set Top Box

•Cell Phones

MARKING

DIAGRAM

http://onsemi.com

TLLGA12

CASE 513AP

FLAG

DIR

Ilim

VBUS

GND

RES1

RES2

RES3

NCP374

(Top View)

(Note: Microdot may be in either location)

See detailed ordering, marking and shipping information in the

package dimensions section on page 10 of this data sheet.

ORDERING INFORMATION

A = Assembly Location

L = Wafer Lot

Y = Year

W = Work Week

G= Pb−Free Package

XXXXXX

ALYWG

NCP374

http://onsemi.com

NCP374

VBUS

GND

RES

Ilim

RES

LDO 3.3 V

GND

OUT 3

POWER SUPPLY

USB HOST CONTROLLER

STATUS

CRTL_IN[x:0]

DATA_IN[x:0]

CRTL_OUT[x:0]

DATA_OUT[x:0]

VCCGND

SYS

USB TRANSCEIVER

VCC 1

D+

D−

GND

VBUS(sense)

GND

DATA[x:0] 11

CRTL[x:0] 12

USB TRANSCEIVER

VCC

D+ 2

D−3

GND 4

VBUS(sense) 5

GND

DATA[x:0]

11 CRTL[x:0]

USB PORT

VBUS

D+

D−

GND

USB PORT

VBUS

D+

D−

GND

Upstream USB Port Downstream USB Port

120 mF

1 mF4.7 mF

1 mF

SYSTEM

Figure 1. Typical Host Application Circuit

FLAG

DIR

D+

D−

Ctr

USB PORT

VBUS

D+

D−

GND

Wall Adapter

VBUS

D+

D−

GND

LDO

PHY (Transceiver)

Rlimit1

10k

1 mF1

4.7 mF1

GND

LI+BATTERY

CCCV CHARGER

SYSTEM

/EN

/DIR

Wall Adapter

/FLAG

/DIR

/FLAG

/REV

Vbus

D−

D+

NCP374

VBUS

GND

RES

RES Ilim

RES

Figure 2. Typical Portable Application Circuit

FLAG

DIR

NCP374

http://onsemi.com

FUNCTIONAL BLOCK DIAGRAM

FLAG − Pin 10

IN − Pin 11

UVLO

OVLO

Charge

Pump

VBUS − Pin 1 and 2

/DIR − Pin 9

LDO

VREF

5.5 V

Gate 2 Driver: Negative

voltage and reverse

current protection

Gate 1 Driver: Positive

voltage

Core

negative

voltage

protection

Control

logic and

Timer

Thermal

Shutdown

OCP block

Trim

RES1 − Pin 4

RES2 − Pin 5

RES3 − Pin 6

ILIM − Pin 7

/EN − Pin 8

GND − Pin 3

Not Connected − Pin 10

Exposed pad − Pad 1

EN block

Figure 3. Functional Block Diagram

NCP374

http://onsemi.com

PIN FUNCTION DESCRIPTION

Name Type Description

1, 2 VBUS POWER VBUS voltage pins: must be hardwired together on the PCB.

These pins are connected to the VBUS connector, and are protected against positive and negative

overvoltage events.

A 1 mF low ESR ceramic capacitor, or larger, must be connected between these pins and GND.

3 GND POWER Ground

4 RES1 INPUT Reserved pin. Must be connected to GND potential and used for IC test.

5 RES2 INPUT Reserved pin. Must be connected to GND potential and used for IC test.

6 RES3 INPUT Reserved pin. Must be connected to GND potential and used for IC test.

7 Ilim OUTPUT Current Limit Pin. This pin provides the reference, based on the internal band−gap voltage reference,

to limit the over current, across internal NMosFet. A 0.1% tolerance resistor shall be used to get the

highest accuracy of the Over Current Limit.

8 EN INPUT Enable Pin. In combination with DIR, the internal NMOSes are turned on if Battery is applied on the

IN pins. (See logic table)

In enable mode, the internal Over−Current protection is activated from IN to VBUS. When enable

mode is disabled, the NCP374 current consumption, into IN pin, is drastically decreased to limit cur-

rent leakage of the self powered devices.

9 DIR INPUT Direct Mode pin. This pin can be used, in combination with Enable pin, for the front end protection

applications like wireless devices. In this case, the part can be used as +/− OVP only. See logic

table.

10 FLAG OUTPUT Fault indication pin.

This pin allows an external system to detect fault condition.

The FLAG pin goes low when input voltage exceeds OVLO threshold or drops below UVLO

threshold (charging mode), charge current from IN to VBus exceeds current limit or internal temper-

ature exceeds thermal shutdown limit.

Since the FLAG pin is open drain functionality, an external pull up resistor to VBat must be added

(10 kW minimum value).

11 IN POWER IN pin. In Front end application this pin is connected to charger device input or PMIC input.

In host application, this pin is connected to upstream DCDC. This pin is used as power supply of the

core and current from IN to VBUS is then limited to the external

12 NC NA Not internally connected. Can be connected to any potential.

13 PAD1 POWER Drain connection of the back to back MOSFET’s. This exposed pad mustn’t be connected to any

other potential and must be used for thermal dissipation of the internal MOSFETs.

NCP374

http://onsemi.com

MAXIMUM RATINGS

Rating Symbol Value Unit

Minimum Voltage (VBus to GND) VminVBUS −30 V

Minimum Voltage (All others to GND) Vmin −0.3 V

Maximum Voltage (Vbus to GND) VmaxVBUS 30 V

Maximum Voltage (IN to GND) VmaxIN 10 V

Maximum Voltage (All others to GND) Vmax 7 V

Maximum DC current

NCP374MU075TXG

Charge Mode

Vbus Mode

I in

900

Thermal Resistance, Junction to Air, (Note 1) RqJA 80 °C/W

Operating Ambient Temperature Range TA−40 to +85 °C

Storage Temperature Range Tstg −65 to +150 °C

Junction Operating temperature TJ150 °C

Moisture Sensitivity MSL Level 1

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the

Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect

device reliability.

1. The RqJA is highly dependent on the PCB heat sink area (connected to PAD1). See PCB recommendation paragraph.

ELECTRICAL CHARACTERISTICS Min / Max limits values (−40°C < TA < +85°C) and IN = +5 V (Unless otherwise noted). Typical

values are TA = +25°C

Characteristics Symbols Conditions Min Typ Max Unit

Input Voltage Range Vin 2.5 5.5 V

Vbus Voltage Range Vvbus All modes 28 V

−28 V

All modes

IN = 5 V

−23 V

Under Voltage Lockout Threshold UVLO Vbus falls down UVLO threshold

Disable, Charge mode and Enhance

Modes

2.6 2.7 2.8 V

Under Voltage Lockout Hysteresis UVLOhyst Vbus rises up UVLO threshold +

UVLOhyst

45 60 75 mV

Over voltage Lockout threshold OVLO Vbus rises up OVLO threshold

5.6 5.77 5.9 V

Over Voltage Lockout Hysteresis OVLOhyst Vbus falls down to OVLO −

OVLOhyst

45 65 90 mV

Vbus versus IN Resistance

IN versus Vbus Resistance

RDson Vbus = 5 V, or IN = 5 V

NCP374MU075TXG

25°C

85°C

90 140

155

Quiescent Current IddIN No load. Vbus mode, Vin = 5 V 200 315 mA

Standby Current IddSTD No load, IN = 5 V. Standby mode,

No Vbus

0.02 1 mA

Current limit IOCP IN = 5 V, Load on Vbus,

Vbus mode

RILIM = 0 W

NCP374MU075TXG 600 750 900

NOTE: Electrical parameters are guaranteed by correlation across the full range of temperature.

NCP374

http://onsemi.com

ELECTRICAL CHARACTERISTICS Min / Max limits values (−40°C < TA < +85°C) and IN = +5 V (Unless otherwise noted). Typical

values are TA = +25°C

Characteristics UnitMaxTypMinConditionsSymbols

FLAG Output Low Voltage Volflag Fault mode

Sink 1 mA on FLAG pin

400 mV

FLAG Leakage Current FLAGleak FLAG level = 5.5 V 1 nA

DIR Voltage High Vih 1.2 V

DIR Voltage Low Vol 0.4 V

DIR Leakage Current DIRleak DIR = 5.5 V 300 nA

EN Voltage High Vih 1.2 V

EN Voltage Low Vol 0.4 V

EN Leakage Current ENleak EN = 5.5 V 300 nA

Thermal Shutdown temperature TSD 150 °C

Thermal Shutdown Hysteresis TSDHYST 30 °C

TIMINGS

Vbus Mode

Start Up Delay TonVbus IN >= 2.5 V, from EN = 1.2 to 0.4 to

Vbus >= 0.3 V

Vbus Mode

0.6 1.2 1.8 ms

FLAG going up Delay Tstartvbus From IN >= 0.3 V FLAG = 1.2 V,

Vbus Mode

0.6 1.2 1.8 ms

Rearming Delay tRRD IN > .2.5 V, Rin = 1 W Vbus Mode,

after fault

15 30 45 ms

Over Current Regulation Time treg IN > 2.6, Vbus > 0.3 V Vbus Mode 0.5 1.2 1.8 ms

OCP delay time tOCP From I Vbus > Ilim, 1 A/1 ms5ms

Vbus Disable time TVbusDIS From EN = 0.4 V to 1.2 V, to Vbus <

0.3 V. IN = 5 V

165 ms

Turn off delay toff From IN > OVLO toVbus ≤ 0.3 V

Vin increasing from 5V to 8V at

3 V/ms

1.5 5 ms

Charging Mode

Start Up Delay ton From Vbus>UVLO to IN=0.3V ,

charging mode

15 30 45 ms

FLAG going up Delay tstart From IN > 0.3 V to FLAG = 1.2 V 15 30 45 ms

Turn off delay toff From Vbus > OVLO to IN ≤ 0.3 V

Vin increasing from 5 V to 8 V at

3 V/ms

1.5 5 ms

Alert delay tstop From Vbus > OVLO to FLAG ≤ 0.4 V

See Figures 3 and 9

Vin increasing from 5 V to 8 V at

3 V/ms

1.5 ms

Disable time tdis EN = 1.2 V, From DIR = 0.4 to 1.2 V

to IN ≤ 0.3 V

2.5 ms

NOTE: Electrical parameters are guaranteed by correlation across the full range of temperature.

NCP374

http://onsemi.com

TYPICAL OPERATING CHARACTERISTICS

Operation

The NCP374 acts as an over−voltage in charge mode,

when wall adapter or Vbus cable is connected to Vbus pin

of the device. The downstream system (transceiver, CCCV

charger..) are protected up to +30 V if charging voltage

exceeds OVLO threshold (5.77 V). Due to a back to back

architecture, the Vbus pin is also protected against reverse

polarity connection, coming from wrong USB cables. This

negative protection acts down to −30 V.

In disable mode (EN = 1, DIR = 1), there is no current

consumption on IN pin and MSOFETs are turned off (Vbus

cable disconnected)

The NCP374 provides over−current from IN to Vbus by

selecting Vbus mode.

To active Vbus mode (USB port on), the EN pin must be

tied low. In this case, MOSFET are turned on and current is

measure in the branch. If the sinking current on the Vbus pin

is above the programmed current on Ilim pin (can be

programmed up to TBD), the Vbus current is regulated

around Iocp during treg time. If the overload is present at the

end of this timer, the Mosfet are turned off and automatic

rearming cycle is activated. With Treg/Trrd cycle until

overload is present.

Over−voltage Lockout (OVLO)

To protect the connected system on IN pins, from external

over−voltage coming from USB connector or Wall Adapter,

through Vbus pin , the device has a built−in over−voltage

lock out (OVLO) circuit. During over−voltage condition,

the output remains disabled until the input voltage exceeds

OVLO (Vbus pin).

The OVLO comparator is available in all modes.

Additional OVLO thresholds ranging from OVLO can be

manufactured. Please contact your ON Semiconductor

representative for further information.

FLAG output is tied to low until Vin is higher than OVLO.

This circuit has a built−in hysteresis to provide noise

immunity to transient conditions.

Over−Current Protection (OCP)

This device integrates over current protection function,

from IN to Vbus port.

That means the current across the internal NMOS is

regulated when the value, set by external Rlim resistor,

exceeds Ilimit during an internal timer.

An internal resistor is placed in series with the pin

allowing to have a maximum OCP value when I lim pin is

directly connected to GND.

By adding external resistors in series with I lim and GND,

the OCP value is decreased. The Rlim tolerance is important

to keep a good accuracy. So a value between 0.1% and 1%

won’t have an impact on the OCP accuracy. Nevertheless,

the higher Rlim value, the lower Over current protection

accuracy.

Indeed, the current is measured by a voltage comparator

on a serial resistance. If this voltage drop comes very small,

the offset of the internal comparator will have an impact on

the accuracy. So a division by more than three times with

Rlim will degrade drastically the overcurrent accuracy.

The current limit calculation formula for the

NCP374MU075TXG is:

Rlim(W)+22150ńIocp *29035

During over current event, NMOSes are opened and

FLAG output is tied to low, allowing the mController to take

into account the fault event and then disable reverse charge

path.

VBus Mode

To access to the Vbus mode, DIR pin must be tied to high

(>1.2) and EN must be tied from high to low (< 0.4 V).

In that case, the core of the NCP374 will be supplied by

the IN, with a 2.5 V minimum voltage and 5.5V maximum

voltage.

In this state, OCP, OVLO and thermal modes are

available.

NCP374

http://onsemi.com

/EN

IREV

/FLAG

Vbus

Transciever

ton

Ilim

Over Current in Vbu s

/DIR

tstart

{} {}

tREG

tRRD

Figure 4. Over Current Protection sequence

In Vbus Mode, FLAG pin remains available, allowing the

mcontroller to have a status regarding over−voltage

condition, over−current condition or thermal shutdown

condition.

NCP374

http://onsemi.com

/EN

/DIR

/FLAG

Vbus

Transciever

tON

Downstream Vbu s connection

Battery output

Transciever

Figure 5. FLAG Status in Vbus Mode

Logic Inputs

To enable Charge operation (Charge Mode), the DIR pin

shall be forced to low and EN to high. A high level on the

DIR pin disconnects IN pin from Vbus pin. DIR does not

overdrive an OVLO or UVLO fault (FLAG status is still

available).

Table 1. TABLE SELECTION OF CHARGE MODES

DIR EN MODE

Protection

OVP @ VBUS (+28 V,

−28 V, OVLO 5.77 V) OCP (IN to VBUS) OCP (VBUS to IN)

0 0 NA NA NA NA

0 1 Charge Yes NA NA

1 0 VBUS Yes Yes NA

1 1 Disable Yes (out off) NA NA

Negative Voltage and Reverse Current

The device protects the system connected on IN pin from

negative voltage occurring on Vbus pin, down to −28 V.

When a negative voltage occurs, the IN pins are

disconnected from Vbus pins . This negative protection is

available in all modes

Thermal Shutdown Protection

In case of internal overheating, the integrated thermal

shutdown protection allows to open the internal MOSFET

in order to instantaneously decrease the device temperature.

The thermal threshold has been set at 150°C. FLAG is then

tied to low to inform the MCU.

As the thermal hysteresis is 30°C, the MOSFET will be

closed as soon the device temperature falls down to 120°C.

If the fault event is still present, the temperature increase

one more time and engages the thermal shutdown one more

time until fault event disappeared.

NCP374

http://onsemi.com

PCB Recommendations

The under PAD1 of the NCP374 package shall be

connected to an isolated PCB area to increase the heat

transfer if necessary for an application standpoint.

In any case, the PAD1 shall be not connected to any other

potential or GND than the isolated extra copper surface.

ORDERING INFORMATION

Device Marking

Order

Current Limit Package Shipping†

NCP374MU075TXG NCP

374

750 mA LLGA12 4x4 mm

(Pb−Free)

3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging

Specifications Brochure, BRD8011/D.

NCP374

http://onsemi.com

PACKAGE DIMENSIONS

TLLGA12 4x4, 0.5P

CASE 513AP

ISSUE O

NOTES:

1. DIMENSIONING AND TOLERANCING PER

ASME Y14.5M, 1994.

2. CONTROLLING DIMENSION: MILLIMETERS.

3. DIMENSION b APPLIES TO PLATED

TERMINAL AND IS MEASURED BETWEEN

0.15 AND 0.25 MM FROM THE TERMINAL TIP.

4. COPLANARITY APPLIES TO THE EXPOSED

PAD AS WELL AS THE TERMINALS.

ÇÇ

C0.10

PIN ONE

REFERENCE

TOP VIEW

SIDE VIEW

BOTTOM VIEW

C0.10

C0.08

NOTE 4 A1 SEATING

PLANE

12X

NOTE 3

12X

0.10 C

0.05 C

ABB

DIM MIN MAX

MILLIMETERS

A0.50 0.60

A1 0.00 0.05

b0.20 0.30

D4.00 BSC

D2 3.65 3.75

E4.00 BSC

E2 2.95 3.05

e0.50 BSC

L0.25 0.35

12 7

*For additional information on our Pb−Free strategy and soldering

details, please download the ON Semiconductor Soldering and

Mounting Techniques Reference Manual, SOLDERRM/D.

SOLDERING FOOTPRINT*

11X

0.40

3.80

0.50

PITCH

0.30

4.30

DIMENSIONS: MILLIMETERS

0.49

12X

e/2

b1 0.35 REF

3.06

PACKAGE

OUTLINE

RECOMMENDED

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice

to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability

arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All

operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights

nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications

intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should

Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,

and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death

associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal

Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

N. American Technical Support: 800−282−9855 Toll Free

USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81−3−5817−1050

NCP374/D

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada

Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local

Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor:

NCP374MU075TXG