Integrated
Circuit
Systems, Inc.
General Description Features
ICS9248-50
Block Diagram
Frequency Timing Generator for Pentium II Systems
9248-50 Rev - E 6/3/99
Pin Configuration
Pentium is a trademark on Intel Corporation.
Generates the following system clocks:
- 2CPU(2.5V) up to 100MHz.
- 6 PCI(3.3V) @ 33.3MHz (Includes one free running).
- 2 REF clks (3.3V) at 14.318MHz.
Skew characteristics:
- CPU  CPU<175ps
- PCI  PCI < 500ps
- CPU(early)  PCI = 1.5ns  4ns.
Supports Spread Spectrum modulation for CPU and PCI
clocks, 0.5% down spread
Efficient Power management scheme through stop clocks
and power down modes.
Uses external 14.318MHz crystal, no external load cap
required for CL=18pF crystal.
28-pin (209 mil) SSOP and (6.1mm) TSSOP package
The ICS9248-50 is the Main clock solution for Notebook
designs using the Intel 440BX style chipset. Along with an
SDRAM buffer such as the ICS9179-03, it provides all
necessary clock signals for such a system.
Spread spectrum may be enabled by driving pin 26, SPREAD#
active (Low) at power-on. Spread spectrum typically reduces
system EMI by 8dB to 10dB. This simplifies EMI qualification
without resorting to board design iterations or costly shielding.
The ICS9248-50 employs a proprietary closed loop design,
which tightly controls the percentage of spreading over
process and temperature variations.
Power Groups
VDD, GND = PLL core
VDDREF, GNDREF = REF(0:1), X1, X2
VDDPCI, GNDPCI = PCICLK_F, PCICLK (0:4)
VDD48, GND48 = 48MHz, 48/24MHz
28-Pin SSOP & TSSOP
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
information being relied upon by the customer is current and accurate.
2
ICS9248-50
Pin Descriptions
Pi n num ber Pi n nam e Type Description
1 GNDRE F P ower Ground for 14.318 MHz referenc e cl ock output s
2 X1 Input 14. 318 MHz cry s tal input
3 X2 Out put 14.318 M Hz cry st al out put
4 P CICLK _F Out put 3.3 V free running PCI clock out put, wil l not be s t opped by t he P CI_STOP#
5, 6, 9,10, 11 P CICLK (1:5) Out put 3.3 V P CI c l ock out put s, generat i ng t i m i ng requirements for P ent i um II
7 GNDP CI P ower Ground for P CI c l ock out put s
8 V DDP CI P ower 3. 3 V power for the PCI cl ock outputs
12 V DD48 P ower 3.3 V power for 48/ 24 M Hz c l ock s
13 48 MHz Out put 3.3 V 48 MHz cl ock out put, fix ed frequenc y c l ock t ypi c al l y us ed wi t h US B devi c es
14 TS#/48/24MHz Output 3.3 V 48 or 24 MHz out put and Tri-stat e opt i on, ac ti ve low = t ri st at e m ode for tes ting,
ac t i ve high = normal operat i on
15 GND48 Power Ground for 48/ 24 MHz cl ocks
16 S E L 100/ 66# Input
cont rol for t he frequenc y of clocks at the CPU & PCICLK output pins. If logic "0" is
us ed t he 66. 6 M Hz frequency is sel ec ted. If Logi c " 1" is used, the 100 MHz
frequenc y i s s el ec ted. The P CI c lock i s m ulti plexed t o run at 33. 3 M Hz for bot h
selected cases.
17 PD# Input As ynchronous act ive l ow i nput pin used to power down t he devi ce i nto a l ow power
state. The internal clocks are disabled and the VCO and t he cryst al are st opped. The
latenc y of the power down will not be great er t han 3ms .
18 CPU_STOP# Input As ynchronous act i ve l ow input pi n us ed t o s top t he CP UCLK i n ac t ive low s tat e, al l
ot her clocks wil l cont i nue to run. The CP UCLK will have a " Turnon " lat enc y of at
least 3 CP U c l oc ks .
19 V DD P ower Isol at ed 3. 3 V power for core
20 PCI-Stop# Input Sy nchronous act i ve l ow input us ed to s t op the P CICLK i n act ive low s tat e. It wil l not
effect PCICLK_F or any other outputs.
21 GND P ower Isol at ed ground for core
22 GNDL P ower Ground for CP U cl ock outputs
23, 24 CPUCLK (1: 0) Out put 2.5 V CPU c l ock output s
25 V DDL P ower 2.5 V power for CPU c loc k out put s
26 REF1/SPREAD# Output 3. 3 V 14. 318 M Hz reference clock out put and power-on s pread spectrum enabl e
opt ion. Active low = spread spectrum cl ocki ng enabl e. Active high = spread spect rum
cl ocki ng disabl e.
27 REF0/SEL48# Output 3. 3 V 14. 318 M Hz reference clock out put and power-on 48/24 M Hz s el ec t opt i on.
A c tive low = 48 M Hz out put at pi n 14. A c ti ve hi gh = 24 MHz out put at pi n 14.
28 V DDREF P ower 3.3 V power for 14. 318 M Hz referenc e c l oc k out puts.
3
ICS9248-50
Select Functions
(Functionality determined by TS# and SEL100/66# pin, see below)
Notes:
1. TCLK is a test clock driven on the X1 (crystal in pin) input during test mode.
ytilanoitcnuFKLCUPC ,ICP F_ICP 0FER
etatsirTZ-IHZ-IHZ-IH
edomtseT2/KLCT
1
6/KLCT
1
KLCT
1
#66/001LES#STnoitcnuF
00 etatS-irT
0- )devreseR(
0- )devreseR(
01 ICP3.33,UPCzHM6.66evitcA
10 edoMtseT
1- )devreseR(
1- )devreseR(
11 ICP3.33,UPCzHM001evitcA
Power Management
ICS9248-50 Power Management Requirements
Clock Enable Configuration
Full clock cycle timing is guaranteed at all times after the system has initially powered up except where noted. During power
up and power down operations using the PD# pin will not cause clocks of a short or longer pulse than that of the running clock.
The first clock pulse coming out of a stopped clock condition may be slightly distorted due to clock network charging circuitry.
Board routing and signal loading may have a large impact on the initial clock distortion also.
Notes.
1. Clock on latency is defined from when the clock enable goes active to when the first valid clock comes out of the device.
2. Clock off latency is defined from when the clock enable goes inactive to when the last clock is driven low out of the device.
3. Power up latency is when PD# goes inactive (high) to when the first valid clocks are output by the device.
4. Power down has controlled clock counts applicable to CPUCLK, PCICLK only.
The REF will be stopped independant of these.
LANGISETATSLANGIS ycnetaL gninnureerffosegdegnisirfo.oN KLCICP
#POTS_UPC)delbasiD(0
2
1
)delbanE(1
1
1
#POTS_ICP)delbasiD(0
2
1
)delbanE(1
1
1
#DP)noitarepOlamroN(1
3
sm3
)nwoDrewoP(0
4
xam2
#POTS_UPC#POTS_ICP#NWD_RWPKLCUPCKLCICPF_KLCICPFERlatsyrCsOCV
XX 0 woLwoLwoLdeppotSffOffO
00 1 woLwoLzHM3.33gninnuRgninnuRgninnuR
011 woLzHM3.33zHM3.33gninnuRgninnuRgninnuR
10 1 zHM6.66/001woLzHM3.33gninnuRgninnuRgninnuR
11 1 zHM6.66/001zHM3.33zHM3.33gninnuRgninnuRgninnuR
4
ICS9248-50
PCI_STOP# Timing Diagram
PCI_STOP# is an asynchronous input to the ICS9248-50. It is used to turn off the PCICLK (0:4) clocks for low power operation.
PCI_STOP# is synchronized by the ICS9248-50 internally. The minimum that the PCICLK (0:4) clocks are enabled (PCI_STOP#
high pulse) is at least 10 PCICLK (0:4) clocks. PCICLK (0:4) clocks are stopped in a low state and started with a full high pulse
width guaranteed. PCICLK (0:4) clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.
CPU_STOP# Timing Diagram
CPUSTOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPUCLKs for low power operation.
CPU_STOP# is synchronized by the ICS9248-50. The minimum that the CPUCLK is enabled (CPU_STOP# high pulse) is 100
CPUCLKs. All other clocks will continue to run while the CPUCLKs are disabled. The CPUCLKs will always be stopped in a low
state and start in such a manner that guarantees the high pulse width is a full pulse. CPUCLK on latency is less than 4 CPUCLKs
and CPUCLK off latency is less than 4 CPUCLKs.
Notes:
1. All timing is referenced to the internal CPUCLK.
2. CPU_STOP# is an asynchronous input and metastable conditions may exist.
This signal is synchronized to the CPUCLKs inside the ICS9248-50.
3. All other clocks continue to run undisturbed.
4. PD# and PCI_STOP# are shown in a high (true) state.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
inside the ICS9248.
3. All other clocks continue to run undisturbed.
4. PD# and CPU_STOP# are shown in a high (true) state.
5
ICS9248-50
PD# Timing Diagram
The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is
an asynchronous active low input. This signal is synchronized internally by the ICS9248-50 prior to its control action of
powering down the clock synthesizer. Internal clocks will not be running after the device is put in power down state. When PD#
is active (low) all clocks are driven to a low state and held prior to turning off the VCOs and the crystal oscillator. The power on
latency is guaranteed to be less than 3ms. The power down latency is less than three CPUCLK cycles. PCI_STOP# and
CPU_STOP# are dont care signals during the power down operations.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device).
2. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside the ICS9248.
3. The shaded sections on the VCO and the Crystal signals indicate an active clock is being generated.
6
ICS9248-50
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.0 V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND 0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . . . . 0°C to +70°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . 65°C to +150°C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are
stress specifications only and functional operation of the device at these or any other conditions above those listed in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods
may affect product reliability.
Electrical Characteristics - Input/S upply/Common Output Parameters
TA = 0 - 70C; Supply Voltage VDD = 3.3 V + /- 5%, VDDL = 2.5 V +/-5% (unles s otherwise stated)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Input High Voltage VIH 2V
DD+0.3 V
Input Low Voltage VIL VSS-0.3 0.8 V
Input High Current IIH VIN = VDD 0.1 5 µA
Input Low Current IIL1 VIN = 0 V; Inputs with no pull-up resistors -5 2.0 µA
Input Low Current IIL2 VIN = 0 V; Inputs with pull-up resistors -200 -100 µA
IDD3.3OP66 CL = 0 pF; Select @ 66M Hz 60 180 mA
IDD3.3OP100 CL = 0 pF; Select @ 100MHz 66 180 mA
IDD2.5OP66 CL = 0 pF; Select @ 66.8 MHz 16 72 mA
IDD2.5OP100 CL = 0 pF; S elect @ 100 MHz 23 100 mA
Po we r Down
Supply C urrent IDD3.3PD CL = 0 pF; With input address to Vdd or GND 70 600 µA
Input frequency FiVDD = 3.3 V; 11 14.318 16 MHz
Input Capacitance1CIN Logic Inputs 5 pF
CINX X1 & X2 pins 27 36 45 pF
Transition Time1Ttrans To 1st crossing of target Freq. 3 ms
Clk Stabilizatio n1TSTAB From VDD = 3.3 V to 1% target Freq. 3 ms
Skew1TCPU-PCI VT = 1.5 V; VTL = 1.25 V 1.5 3 4 ns
Operating
Supply C urrent
7
ICS9248-50
Electrical C h aracteristics - CPUCLK
TA = 0 - 70C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 10 - 20 pF (unless otherwise stated)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Output High Voltage VOH2B IOH = -12.0 mA 1.8 2.3 V
Output Low Voltage VOL2B IOL = 12 mA 0.31 0.4 V
Out put High Curre nt IOH2B VOH = 1.7 V -27 mA
Output Low Current IOL2B VOL = 0.7 V 27 mA
Ri se Time t r2B1VOL = 0.4 V, VOH = 2.0 V 0.4 1.15 1.6 ns
Fall Time tf2B1VOH = 2.0 V, V OL = 0.4 V 0.4 1.4 1.6 ns
Duty Cycle dt2B1VT = 1.25 V 444855%
Skew tsk2B1VT = 1.25 V 134 175 ps
Jitter period(norm) VT = 1.25 V; 100MHz 10 10 10.5 ns
Jitter, One Sigma tjcyc-cyc2B1VT = 1.25 V 186 250 ps
J itter, Abs olute tjabs2B1VT = 1.25 V -250 150 +250 ps
1Guaranteed by design, not 100% tested in production.
Electrical Characteristics - REF/48 MHz/24MHz
TA = 0 - 70C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 10 - 20 pF (unless otherwise stated)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Out put High Voltage VOH5 IOH = -12 mA 2.6 3.1 V
Out put Low Voltage VOL5 IOL = 9 mA 0.17 0.4 V
Output High Current IOH5 VOH = 2.0 V -44 -22 mA
Out put Low Current IOL5 VOL = 0.8 V 16 42 m A
Rise Time1tr5 VOL = 0.4 V, VOH = 2.4 V 1.4 4 ns
Fall Time1tf5 VOH = 2.4 V, VOL = 0.4 V 1.1 4 ns
Dut y Cycle1dt5 VT = 1.5 V 45 53 55 %
tj1σ5VT = 1.5 V, REF 185 250 ps
tjabs5 VT = 1.5 V, REF 385 800 ps
tj1σ5VT = 1.5 V, 48 MHz 169 250 ps
tjabs5 VT = 1.5 V, 48 MHz 469 800 ps
Jitter1
Jitter1
8
ICS9248-50
Electrical Characteristics - PC IC L K
TA = 0 - 70C; VDD = 3. 3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 30 pF
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Out put High Voltage VOH1 IOH = -18 mA 2.1 3.3 V
Output Low Voltage VOL1 IOL = 9.4 mA 0.1 0.4 V
Output High Current IOH1 VOH = 2.0 V -22 m A
Output Low Curr ent IOL1 VOL = 0.8 V 16 57 mA
Ri se Time1tr1 VOL = 0.4 V, VOH = 2.4 V 1.6 2 ns
Fall Time1tf1 VOH = 2.4 V, VOL = 0.4 V 1.8 2 ns
Dut y Cycle1dt1 VT = 1.5 V 45 50 55 %
Skew1tsk1 VT = 1.5 V 222 500 ps
tjcyc-cyc VT = 1.5 V 186 500 ps
tj1s VT = 1.5 V 52 150 ps
tjabs VT = 1.5 V 200 500 ps
1Guaranteed by des ign, not 100% tested in production.
Jitter1
9
ICS9248-50
General Layout Precautions:
1) Use a ground plane on the top layer of the
PCB in all areas not used by traces.
2) Make all power traces and vias as wide as
possible to lower inductance.
Notes:
1 All clock outputs should have series
terminating resistor. Not shown in all
places to improve readibility of
diagram
2 Optional EMI capacitor should be
used on all CPU, SDRAM, and PCI
outputs.
3 Optional crystal load capacitors are
recommended.
Capacitor Values:
C1, C2 : Crystal load values determined by user
All unmarked capacitors are 0.01µF ceramic
10
ICS9248-50
Ordering Information
ICS9248yF-50
LOBMYS NOMMOC SNOISNEMID SNOITAIRAV D
.NIM.MON.XAMN .NIM.MON.XAM
A860.0370.0870.041932.0442.0942.0
1A200.0500.0800.061932.0442.0942.0
2A660.0860.0070.002872.0482.0982.0
b010.0210.0510.042813.0323.0823.0
c400.0600.0800.082793.0204.0704.0
DsnoitairaVeeS03793.0204.0704.0
E502.0902.0212.0
eCSB6520.0
H103.0703.0113.0
L520.0030.0730.0
NsnoitairaVeeS
∝
°0°4°8
Dimensions in inches
Pattern Number (2 or 3 digit number for parts with ROM code patterns)
Package Type
F=SSOP
Revision Designator
Device Type (consists of 3 or 4 digit numbers)
Prefix
ICS, AV = Standard Device
Example:
ICS XXXX y F - PPP
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
information being relied upon by the customer is current and accurate.
11
ICS9248-50
Ordering Information
ICS9248yG-50
Pattern Number (2 or 3 digit number for parts with ROM code patterns)
Package Type
G=TSSOP
Revision Designator
Device Type (consists of 3 or 4 digit numbers)
Prefix
ICS, AV = Standard Device
Example:
ICS XXXX y G - PPP
LOBMYS SNOISNEMIDNOMMOC SNOITAIRAV D N
.NIM .MON .XAM .NIM .MON .XAM
A - - 01.1 BD 06.9 07.9 08.9 82
1A 50.0 - 51.0
2A 58.0 09.0 59.0
aaa 01.0
b 91.0 - 03.0
1b 91.0 22.0 52.0
bbb 01.0
C 90.0 - 02.0
1C 90.0 - 61.0
D snoitairaVeeS
E 00.6 01.6 02.6
e CSB56.0
H CSB01.8
L 05.0 06.0 57.0
N snoitairaVeeS
∝°0 - °8
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
information being relied upon by the customer is current and accurate.
Document Search | Package Search | Parametric Search | Cross Reference Search | Green & RoHS | Calculators | Thermal Data | Reliability & Quality | Military
Home | Site Map | About IDT | Press Room | Investor Relations | Trademark | Privacy Policy | Careers | Register | Contact Us
Global Sites
Email | Print
Contact IDT | Investors | Press
Search Entire Site
Home > Products > Timing Solutions > PC-Notebook-Server Clocks > Clock Synthesizer by Chipset Vendor > Notebo ok Chipsets > 9248-92
A
dd to m
y
IDT
[
?
]
9248-92 (Notebook Chipsets)
Description
The ICS9248-92 is a fully compliant timing solution for the Intel mobile 440BX/MX chipset requirements.
Market Group
PC CLOCK
Additional Info
General Description: Features include two strong CPU, seven PCI and eight SDRAM clocks. Three reference outputs are available equal to the
crystal frequency. Stronger drive CPUCLK outputs typically provide greater than 1 V/ns slew rate into 20pF loads. This device meets rise and fall
requirements with 2 loads per CPU output (ie, one clock to CPU and NB chipset, one clock to two L2 cache inputs).
You may also like...
Related Orderable Parts
Attributes 9248AG-92 9248AG-92LF 9248AG-92LFT 9248AG-92T
Voltage 3.3 V (PA48) 3.3 V (PAG48) 3.3 V (PAG48) 3.3 V (PA48)
Package TSSOP 48 TSSOP 48 TSSOP 48 TSSOP 48
Speed NA NA NA NA
Temperature C C C C
Status Active Active Active Active
Sample No Yes No No
Minimum Order Quantity 76 76 1000 1000
Factory Order Increment 38 38 1000 1000
Related Documents
Type Title Size Revision Date
Datasheet 9248-92 Datasheet 342 KB 03/24/2006
9248-92 IBIS Model 166 KB 03/24/2006
Pa
g
e 1 of 2
08-Jun-2007mhtml:file://C:\9248-92.mh
t
Node: www.idt.com
Use of this website signifies your agreement to the acceptable use and privacy policy. Copyright 1997-2007 Integrated Device Technology, Inc. All Rights Reserved.
Pa
g
e 2 of 2
08-Jun-2007mhtml:file://C:\9248-92.mh
t