DATASHEET
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ICS671-03
IDT™
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER 1
ICS671-03 REV D 051310
Description
The ICS671-03 is a low phase noise, high speed PLL
based, 8 output, low skew zero delay buffer. Based on IDT’s
proprietary low jitter Phase Locked Loop (PLL) techniques,
the device provides eight low skew outputs at speeds up to
133 MHz at 3.3 V. The outputs can be generated from the
PLL (for zero delay), or directly from the input (for testing),
and can be set to tri-state mode or to stop at a low level. For
normal operation as a zero delay buffer, any output clock is
tied to the FBIN pin.
Features
•Packaged in 16 pin narrow (150 mil) SOIC
•Clock outputs from 10 to 133 MHz
•Zero input-output delay
•Eight low-skew (<200 ps) outputs
•Device-to-device skew <700 ps
•Low jitter (<200 ps)
•Full CMOS outputs with 25 mA output drive capability at
TTL levels
•5 V tolerant FBIN and CLKIN pins
•Tri-state mode for board-level testing
•Advanced, low power, sub-micron CMOS process
•3.3 V operating voltage
•Industrial temperature range of -40 to 85 °C
•RoHS compliant (Pb free) package
Block Diagram
ICS671-03
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ZDB AND MULTIPLIER
IDT™
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER 2
ICS671-03 REV D 051310
Pin Assignment
Output Clock Mode Select Table
Note 1: Outputs are in high impedance state with weak pulldowns.
Note 2: Buffer mode only; not zero delay between input and output.
Pin Descriptions
Note: Outputs have a weak internal pull-down when in tri-state mode.
S2 S1 CLKA1:A4 CLKB1:B4 A & B Source PLL Status
0 0 Tri-state (note 1) Tri-state (note 1) PLL ON
0 1 Stopped Low Stopped Low None OFF
1 0 Running Running CLKIN (note 2) OFF
1 1 Running Running PLL ON
Pin
Number
Pin
Name
Pin
Type
Pin Description
1 CLKIN Input Clock Input (5 V tolerant).
2, 3, 14, 15 CLKA1:A4 Output Clock Outputs A1:A4. See above table. Outputs have weak pulldown resistors.
4, 13 VDD Power Power supply. Connect both pins to 3.3 V.
5, 12 GND Power Connect to ground.
6, 7, 10, 11 CLKB1:B4 Output Clock Outputs B1:B4. See above table. Outputs have weak pulldown resistors.
8 S2 Input Select input 2. See table above. Internal pull-up.
9 S1 Input Select input 1. See table above. Internal pull-up.
16 FBIN Input Feedback Input. Connect to any output under normal operation (5 V tolerant).
ICS671-03
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ZDB AND MULTIPLIER
IDT™
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER 3
ICS671-03 REV D 051310
External Components
The ICS671-03 requires a minimum number of external
components for proper operation. Decoupling capacitors of
0.01µF should be connected between VDD and GND on
pins 4 and 5, and VDD and GND on pins 13 and 12, as close
to the device as possible. A series termination resistor of 33
Ω may be used close to each clock output pin to reduce
reflections.
Decoupling Capacitor
A decoupling capacitor of 0.01µF must be connected
between VDD and GND, as close to these pins as possible.
For optimum device performance, the decoupling capacitor
should be mounted on the component side of the PCB.
Avoid the use of vias in the decoupling circuit.
Series Termination Resistor
When the PCB trace between the clock outputs and the
loads are over 1 inch, series termination should be used. To
series terminate a 50Ω trace (a commonly used trace
impedance) place a 33Ω resistor in series with the clock line,
as close to the clock output pin as possible. The nominal
impedance of the clock output is 20Ω.
PCB Layout Recommendations
For optimum device performance and lowest output phase
noise, the following guidelines should be observed.
1) The 0.01µF decoupling capacitor should be mounted on
the component side of the board as close to the VDD pin as
possible. No vias should be used between decoupling
capacitor and VDD pin. The PCB trace to VDD pin should
be kept as short as possible, as should the PCB trace to the
ground via.
2) The external crystal should be mounted just next to the
device with short traces. The X1 and X2 traces should not
be routed next to each other with minimum spaces, instead
they should be separated and away from other traces.
3) To minimize EMI, the 33Ω series termination resistor (if
needed) should be placed close to the clock output.
4) An optimum layout is one with all components on the
same side of the board, minimizing vias through other signal
layers. Other signal traces should be routed away from the
ICS671-03. This includes signal traces just underneath the
device, or on layers adjacent to the ground plane layer used
by the device.
ICS671-03
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ZDB AND MULTIPLIER
IDT™
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER 4
ICS671-03 REV D 051310
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the ICS671-03. These ratings, which are
standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these
or any other conditions above those indicated in the operational sections of the specifications is not implied.
Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical
parameters are guaranteed only over the recommended operating temperature range.
Item Rating
Supply Voltage, VDD (referenced to GND) -0.5 V to 7 V
Inputs and Clock Outputs (referenced to GND) -0.5 V to VDD+0.5 V
CLKIN and FBIN Inputs -0.5 V to 5.5 V
Storage Temperature -65 to +150°C
Junction Temperature 125°C
Soldering Temperature 260°C
Ambient Operating Temperature -40 to +85 °C
Electrostatic Discharge (MIL-STD-883) 2000 V min.
ICS671-03
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ZDB AND MULTIPLIER
IDT™
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER 5
ICS671-03 REV D 051310
DC Electrical Characteristics
Unless stated otherwise, VDD = 3.3 V ±5%, Ambient Temperature -40 to +85°C
Note 1: With CLKIN = 100 MHz, FBIN to CLKA4, all outputs at 100 MHz.
Note 2: When there is no clock signal present at CLKIN, the ICS671-03 will enter a power down mode. The PLL is
stopped and the outputs are tri-state.
Parameter Symbol Conditions Min. Typ. Max. Units
Operating Voltage VDD 3.00 3.60 V
Input High Voltage VIH 2V
Input Low Voltage VIL 0.8 V
Output High Voltage VOH IOH = -12 mA 2.4 V
Output High Voltage,
CMOS level
VOH IOH = -8 mA VDD-0.4 V
Output Low Voltage VOL IOL = 12 mA 0.4 V
Operating Supply Current IDD No load, S2=1, S1=1,
Note 1
70 mA
Power Down Supply
Current
IDD CLKIN=0, S2=0, S1=0 1.3 mA
CLKIN=0, Note 2 1.3 mA
Short Circuit Current IOS Each output ±50 mA
Input Capacitance CIN S2, S1, FBIN 5 pF
ICS671-03
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ZDB AND MULTIPLIER
IDT™
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER 6
ICS671-03 REV D 051310
AC Electrical Characteristics
CycleUnless stated otherwise, VDD = 3.3 V ±5%, Ambient Temperature 0 to +70° C
Note 1: With CLKIN = 100 MHz, FBIN to CLKA4, all outputs at 100 MHz.
Note 2: With VDD at a steady state, and valid clocks at CLKIN and FBIN.
Thermal Characteristics
Parameter Symbol Conditions Min. Typ. Max. Units
Input Frequency fIN See table on page 2 10 133 MHz
Output Clock Frequency See table on page 2 10 133 MHz
Output Rise Time tR20% to 80%, CL=30 pF 1.5 ns
Output Fall Time tF80% to 20%, CL=30 pF 1.25 ns
Output Clock Duty Cycle At VDD/2 45 50 55 %
Device to Device Skew, equally loaded Rising edges at VDD/2 700 ps
Output to Output Skew, equally loaded Rising edges at VDD/2 200 ps
Input to Output Skew, FBIN to CLKA4,
S1=1, S0=1
Rising edges at VDD/2,
Note 1
±250 ps
Maximum Absolute Jitter 130 ps
Cycle to Cycle Jitter, 30 pF loads 300 ps
PLL Lock Time Note 2 1.0 ms
Parameter Symbol Conditions Min. Typ. Max. Units
Thermal Resistance Junction to
Ambient
θJA Still air 120 °C/W
θJA 1 m/s air flow 115 °C/W
θJA 3 m/s air flow 105 °C/W
Thermal Resistance Junction to Case θJC 58 °C/W
ICS671-03
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ZDB AND MULTIPLIER
IDT™
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER 7
ICS671-03 REV D 051310
Package Outline and Package Dimensions (16-pin SOIC, 150 Mil. Narrow Body)
Package dimensions are kept current with JEDEC Publication No. 95
Ordering Information
Parts that are ordered with a “LF” suffix to the part number are the Pb-Free configuration and are RoHS compliant.
While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes
no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No
other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications
such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not
recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT
does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.
Part / Order Number Marking Shipping Packaging Package Temperature
671M-03ILF 671M-03ILF Tubes 16-pin SOIC -40 to 85° C
671M-03ILFT 671M-03ILF Tape and Reel 16-pin SOIC -40 to 85° C
INDEX
AREA
1 2
16
D
E
SEATING
PLANE
A1
A
e
- C -
B
.10 (.004) C
C
L
H
h x 45
*For reference only. Controlling dimensions in mm.
Millimeters Inches*
Symbol Min Max Min Max
A 1.35 1.75 .0532 .0688
A1 0.10 0.25 .0040 .0098
B 0.330.51.013.020
C 0.19 0.25 .0075 .0098
D 9.80 10.00 .3859 .3937
E 3.80 4.00 .1497 .1574
e 1.27 BASIC 0.050 BASIC
H 5.80 6.20 .2284 .2440
h 0.250.50.010.020
L 0.401.27.016.050
α0°8°0°8°
ICS671-03
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ZDB AND MULTIPLIER
IDT™
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER 8
ICS671-03 REV D 051310
Revision History
Rev. Originator Date Description of Change
B 11/27/06 Added LF ordering information.
C 11/04/09 Added EOL note for non-green parts.
D 05/13/10 Removed EOL note and non-green parts.
© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device
Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered
trademarks used to identify products or services of their respective owners.
Printed in USA
Corporate Headquarters
Integrated Device Technology, Inc.
www.idt.com
For Sales
800-345-7015
408-284-8200
Fax: 408-284-2775
For Tech Support
www.idt.com/go/clockhelp
Innovate with IDT and accelerate your future networks. Contact:
www.IDT.com
ICS671-03
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ZDB AND MULTIPLIER
