ISD15100 SERIES ISD15100 Series Multi-Message Record/Playback Devices with Digital Audio Interface -1- Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES TABLE OF CONTENTS 1 GENERAL DESCRIPTION .............................................................................................................. 3 2 FEATURES ...................................................................................................................................... 3 3 BLOCK DIAGRAM ........................................................................................................................... 5 4 PINOUT CONFIGURATION ............................................................................................................ 7 5 PIN DESCRIPTION .......................................................................................................................... 8 6 ELECTRICAL CHARACTERISTICS .............................................................................................. 11 6.1 ABSOLUTE MAXIMUM RATINGS ............................................................................................................. 11 6.2 OPERATING CONDITIONS ........................................................................................................................ 11 6.3 DC PARAMETERS ................................................................................................................................... 11 6.4 AC PARAMETERS ................................................................................................................................... 13 6.4.1 Internal Oscillator ......................................................................................................................... 13 6.4.2 Inputs ............................................................................................................................................. 13 6.4.3 Outputs ........................................................................................................................................... 14 6.4.4 SPI Timing ..................................................................................................................................... 15 6.4.5 I2S Timing ...................................................................................................................................... 17 7 APPLICATION DIAGRAM .............................................................................................................. 18 8 PACKAGE SPECIFICATION ......................................................................................................... 19 8.1 9 10 48 LEAD LQFP(7X7X1.4MM FOOTPRINT 2.0MM).................................................................................... 19 ORDERING INFORMATION .......................................................................................................... 20 REVISION HISTORY.................................................................................................................. 21 -2- Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES 1 GENERAL DESCRIPTION (R) The ISD15100 series is a multi-message ChipCorder featuring digital compression, comprehensive memory management, flash storage, and integrated analog/digital audio signal paths. The message management feature is designed to make message recording simple and address-free as well as make code development easier for playback-only applications. This family utilizes flash memory to provide non-volatile audio record/playback with durations up to 16 minutes for a single-chip solution. 2 Unlike other ChipCorder series, the ISD15100 series provides an I S digital audio interface, faster digital recording, higher sampling frequency, and a signal path with SNR equivalent to 12bit resolution. 2 2 The ISD15100 series can take digital audio data via I S or SPI interface. When I S input is selected, it will replace the analog audio inputs and will support sample rates of 32, 44.1 or 48 kHz depending upon clock configuration. When SPI interface is chosen, the sample rate of the audio data sent must be one of the ISD15100 supported sample rates. The ISD15100 series has built-in analog audio inputs, analog audio line driver, and speaker driver output. The two analog audio inputs to the device are: (1) AUXIN has a fixed gain configured by SPI command, and (2) ANAIN/ANAOUT has a fixed gain amplifier with the gain set by two external resistors. ANAIN/ANAOUT can also be used as a microphone differential input (ANAIN/ANAOUT becomes MIC+/MIC-) in conjunction with an automatic gain control (AGC) circuit configured by SPI command. Analog outputs are available in three forms: (1) AUXOUT is a single-ended voltage output; (2) AUDOUT can be configured as either a single-ended voltage output or a single-ended current output; (3) BTL (bridge-tied-load) is a differential voltage output. 2 FEATURES Fast Digital Programming o Programming rate can go up to 1Mbits/second mainly limited by the flash memory write rate. Duration o 2 to 16 minutes based on 8kHz/4bit ADPCM Message Management o Perform address-free recording: The ISD15100 allocates memory for new recording requests and upon completion, returns a start address to the host via SPI interface o Store pre-recorded audio (Voice Prompts) using high quality digital compression o Use a simple index based command for playback o Execute pre-programmed macro scripts (Voice Macros) designed to control the configuration of the device and play back Voice Prompts sequences and message recordings. Sample Rate o Seven record and playback sampling frequencies are available for a given master sample rate. For example, the record and playback sampling frequencies of 4, 5.3, 6.4, 8, 12.8, 16 and 32kHz* are available when the device is clocked at a 32kHz master sample rate. 2 o For I S operation, 32, 44.1 and 48kHz master sample rates are available with record and playback sampling frequencies scaling accordingly. Compression Algorithms o For recording ADPCM: 2, 3, 4 or 5 bits per sample -Law: 6, 7 or 8 bits per sample Differential -Law: 6, 7 or 8 bits per sample PCM: 8, 10 or 12 bits per sample. Each sampled value is stored as a code, offering no compression but preserving maximum resolution o For Pre-Recorded Voice Prompts -3- Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES -Law: 6, 7 or 8 bits per sample Differential -Law: 6, 7 or 8 bits per sample PCM: 8, 10 or 12 bits per sample Enhanced ADPCM: 2, 3, 4 or 5 bits per sample Variable-bit-rate optimized compression. This allows best possible compression given a metric of SNR and background noise levels. Oscillator o Internal oscillator with internal reference: 2.048 MHz with 10% deviation o Internal oscillator with external resistor: 2.048 MHz with 5% deviation when Rosc is 80k-ohm o External crystal or clock input 2 o I S bit clock input o Crystals and resonators support standard audio sampling rates of 2.048, 4.096, 8.192, 12.288 and11.2896MHz Inputs o AUXIN: Analog input with 2-bit gain control configured by SPI command o ANAIN/ANAOUT: Analog input with the gain set by two external resistors from ANAOUT to ANAIN, or Microphone differential input (ANAIN/ANAOUT becomes MIC+/MIC-) o Digital AGC: Automatic gain control of digitized data from the analog input Outputs o PWM: Class D speaker driver to direct drive an 8 speaker or buzzer o AUDOUT: configurable as a current or voltage single-ended line driver o AUXOUT: a single-ended voltage output o BTL: a differential voltage output I/Os o SPI interface: MISO, MOSI, SCLK, SSB for commands and digital audio data 2 2 2 2 2 o I S interface: I S_CLK, I S_WS, I S_SDI, I S_SDO for digital audio data 2 o 8 GPIO pins (4 of the 8 GPIO pins share with I S). Three 8-bit Volume Control set by SPI command for flexible mixing 2 o VOLA: volume control for the digital audio data from I S or analog inputs o VOLB: volume control for the digital audio data from decompression block or SPI 2 o VOLC: master volume control for PWM, AUDOUT, AUXOUT and I S outputs Operating Voltage: 2.7-3.6V Standby Current: 1uA typical Package: Green 48L-LQFP Temperature Options: o Industrial: -40C to 85C -4- Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES BLOCK DIAGRAM ADC A G C ANAIN Digital Signal Path: Digital Filters Resampling Digital Mixing Volume Control SUM2 GPIO0 GPIO1 GPIO2 GPIO Controller SPK+ SPK-_MUX Compression De-Compression GPIO4/SDO AUXOUT SPK+_MUX I2S Interface AUXOUT DAC GPIO7/ SDI GPIO5/ WS AUDOUT + PWM Control GPIO6/SCK AUDOUT AUX_MUX + ADC_MUX SUM1 AUD_MUX AUXIN ANAOUT ANAIN SUM2_MUX AUXIN Av = 0, 3, 6, 9dB SPK- GPIO3 SPI Interface Memory Management and Command Interpreter Flash Memory Controller Flash Memory SCLK SSB MISO MOSI INTB RDY/BSYB 3 Figure 3-1 ISD15100 Block Diagram, ANAIN Selected -5- Publication Release Date: May 6, 2011 Revision 1.3 ADC A G C MIC- MICIN Digital Signal Path: Digital Filters Resampling Digital Mixing Volume Control MIC+ SUM2 PWM Control Compression De-Compression GPIO4/SDO GPIO0 GPIO1 GPIO2 AUXOUT GPIO Controller SPK+ SPK-_MUX I2S Interface AUXOUT + SPK+_MUX GPIO5/ WS AUDOUT DAC GPIO7/ SDI GPIO6/SCK AUDOUT AUX_MUX AUXIN AUD_MUX SUM2_MUX AUXIN Av = 0, 3, 6, 9dB ISD15100 SERIES SPK- GPIO3 Memory Management and Command Interpreter Flash Memory Controller Flash Memory SCLK SSB MISO MOSI INTB RDY/BSYB SPI Interface Figure 3-2 ISD15100 Block Diagram, MICIN Selected -6- Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES NC AUXIN ANAIN/MIC+ ANAOUT/MICVSSA VCCA AUXOUT AUDOUT NC NC GPIO0 NC PINOUT CONFIGURATION 48 47 46 45 44 43 42 41 40 39 38 37 36 35 2 3 34 33 4 1 5 32 6 31 7 30 8 29 9 28 10 27 26 11 12 25 13 14 15 16 17 18 19 20 21 22 23 24 XTALIN XTALOUT VCCD VCCD GPIO1 GPIO2 GPIO3 NC NC RESET RDY/BSYB INTB NC NC NC VSSD_PWM SPKVCCD_PWM VCCD_PWM SPK+ ISD15100 MISO NC NC NC I2S_SDI/GPIO7 I2S_SCK/GPIO6 I2S_WS/GPIO5 2 I S_SDO/GPIO4 VCCD VSSD VSSD VCCD VREG SCLK SSB MOSI 4 Figure 4-1 ISD15100 48-Lead LQFP Pin Configuration. -7- Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES 5 PIN DESCRIPTION Pin Number Pin Name I/O Function 1 NC This pin should be left unconnected. 2 NC This pin should be left unconnected. 3 NC This pin should be left unconnected. 2 I Serial Data Input of the I S interface (If I2S is not used, this pin should be grounded). Or, can be configured as a GPIO pin. 2 2 I/O Clock input in slave mode or clock output in master mode. This pin can 2 be configured as an external clock buffer if I S is not used (If I2S is not used, this pin should be grounded). Or, can be configured as a GPIO pin. 2 I/O Word Select (WS) input in slave mode or WS output in master mode (If I2S is not used, this pin should be grounded). Or, can be configured as a GPIO pin. 2 4 I S_SDI/ GPIO7 5 I S_SCK/ GPIO6 6 I S_WS/ GPIO5 7 I S_SDO/ GPIO4 O Serial Data Output of the I S Interface (If I2S is not used, this pin should be left unconnected). Or, can be configured as a GPIO pin. 8 VCCD I Digital power supply. 9 VSSD I Digital Ground. 10 VSSD I Digital Ground. 11 VCCD I Digital power supply. 12 VREG O A 1.8V regulator to supply the internal logic. A 0.1uF capacitor should be connected to this pin for supply decoupling and stability. 13 MISO O Master-In-Slave-Out. Serial output from the ISD15100 to the host. This pin is in tri-state when SSB=1. 14 SCLK I Serial Clock input to the ISD15100 from the host. 15 SSB I Slave Select input to the ISD15100 from the host. When SSB is low device is selected and responds to commands on the SPI interface. 16 MOSI I Master-Out-Slave-In. Serial input to the ISD15100 from the host. 17 VCCD_PWM I Digital Power for the PWM Driver. 2 -8- Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES Pin Number Pin Name I/O Function 18 SPK+ O PWM driver positive output. This SPK+ output, together with SPK- pin, provide a differential output to drive 8 speaker or buzzer. During power down this pin is in tri-state. Or, can be configured as BTL which, together with SPK- pin, provide a differential voltage output. Or, can independently switch to AUDOUT or AUXOUT. 19 VSSD_PWM I Digital Ground for the PWM Driver. 20 SPK- O PWM driver negative output. This SPK- output, together with SPK+ pin, provides a differential output to drive 8 speaker or buzzer. During power down this pin is tri-state. Or, can be configured as BTL which, together with SPK+ pin, provide a differential voltage output. Or, can independently switch to AUDOUT or AUXOUT. 21 VCCD_PWM I Digital Power for the PWM Driver. 22 NC This pin should be left unconnected. 23 NC This pin should be left unconnected. 24 NC This pin should be left unconnected. 25 INTB O Active low interrupt request pin. This pin is an open-drain output. 26 RDY/BSYB O An output pin to report the status of data transfer on the SPI interface. "High" indicates that ISD15100 is ready to accept new SPI commands or data. 27 RESET I Applying power to this pin will reset the chip. (A high pulse of 50ms or more will reset the chip.) 28 NC This pin should be left unconnected. 29 NC This pin should be left unconnected. 30 GPIO3 I/O GPIO 31 GPIO2 I/O GPIO 32 GPIO1 I/O GPIO 33 VCCD I Digital power supply pin. 34 VCCD I Digital power supply pin. 35 XTALOUT O Crystal interface output pin. 36 XTALIN I The CLK_CFG register determines one of the following three configurations: (1) A crystal or resonator connected between the XTALOUT and XTALIN pins. (2) A resistor connected to GND as a reference current to the internal oscillator and left the XTALOUT unconnected. (3) An external clock input to the device and left the XTALOUT unconnected. -9- Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES Pin Number Pin Name I/O Function 37 NC This pin should be left unconnected. 38 GPIO0 39 NC This pin should be left unconnected. 40 NC This pin should be left unconnected. 41 AUDOUT O Audio Out. This pin can be either a voltage output or a current output configured by the internal registers via SPI command. If AUDOUT is not used, this pin should be left unconnected. 42 AUXOUT O Aux Out. This pin is an analog voltage output. If AUXOUT is not used, this pin should be left unconnected. 43 VCCA I Analog power supply pin. 44 VSSA I Analog ground pin. 45 ANAOUT/ MIC- O Variable gain analog output with the gain set by feedback resistance to ANAIN. Or, can be configured as MIC- which, together with MIC+, provides a microphone differential input. If ANAIN/ANAOUT is not used, this pin should be left unconnected. 46 ANAIN/ MIC+ I Variable gain analog input. Or, can be configured as MIC+ which, together with MIC-, provides a microphone differential input. If ANAIN/ANAOUT is not used, this pin should be left unconnected. 47 AUXIN I Auxiliary input with the gain set by SPI command If AUXIN is not used, this pin should be left unconnected. 48 NC I/O GPIO This pin should be left unconnected. - 10 - Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES 6 ELECTRICAL CHARACTERISTICS 6.1 ABSOLUTE M AXIMUM RATINGS ABSOLUTE MAXIMUM RATINGS (PACKAGED PARTS) CONDITIONS VALUES 0 Junction temperature Storage temperature range Voltage Applied to any pins Voltage applied to any pin (Input current limited to +/-20 mA) Power supply voltage to ground potential [1] 6.2 [1] 130 C 0 0 -65 C to +150 C (VSS - 0.3V) to (VCC + 0.3V) (VSS - 1.0V) to (VCC + 1.0V) -0.3V to +5.0V Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability. Functional operation is not implied at these conditions. OPERATING CONDITIONS OPERATING CONDITIONS (INDUSTRIAL PACKAGED PARTS) CONDITIONS VALUES Operating temperature range (Case temperature) Supply voltage (VDD) Ground voltage (VSS) Input voltage (VDD) -40C to +85C [1] +2.7V to +3.6V [2] 0V [1] 0V to 3.6V (VSS -0.3V) to (VDD +0.3V) Voltage applied to any pins NOTES: 6.3 [1] VDD = VCCA = VCCD = VCCPWM [2] VSS = VSSA = VSSD = VSSPWM DC PARAMETERS MIN TYP [1] PARAMETER SYMBOL Supply Voltage VDD 2.7 3.6 V Input Low Voltage VIL VSS-0.3 0.3xVDD V Input High Voltage VIH 0.7xVDD VDD V Output Low Voltage VOL VSS-0.3 0.3xVDD V IOL = 1mA Output High Voltage VOH 0.7xVDD VDD V IOH = -1mA INTB Output Low Voltage VOH1 0.4 V Record Current IDD_Record 40 mA Playback Current IDD_Playback 30 mA Standby Current ISB 10 A 1 - 11 - MAX UNITS CONDITIONS VDD= 3.6V, No load, Sampling freq = 16 kHz VDD= 3.6V Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES Input Leakage Current Notes: [1] 1 IIL A Force VDD Conditions VDD=3V, TA=25C unless otherwise stated - 12 - Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES 6.4 AC PARAMETERS 6.4.1 Internal Oscillator PARAMETER SYMBOL MIN TYP MAX UNITS CONDITIONS Internal Oscillator with internal reference FINT -10% 2.048 MHz +10 % MHz Vdd = 3V. At room temperature FExt -5% 2.048 MHz +5% MHz With 1% precision resistor, 80k-ohm. Vdd = 3V. At room temperature Internal Oscillator with external [1] resistor Notes: [1] Characterization data shows that frequency deviation is +/- 5% across temperature and voltage ranges. 6.4.2 Inputs ANAIN & MICIN PARAMETER SYMBOL ANAIN Input Voltage VANAIN ANAIN Feed Back Resistance RANA(FB) MICIN Input Voltage VMICIN Notes: [1] [2] MIN TYP [1] MAX UNITS CONDITIONS mV Peak-to-Peak [2] mV Peak-to-Peak [2] UNITS CONDITIONS 10-1000 40 K 100 5-500 Conditions VDD=3V, TAB=25C unless otherwise stated Depends on Gain Setting AUXIN SYMBOL AUXIN Input Voltage VAUXIN 1000 mV Peak-to-Peak Gain from AUXIN to AUXOUT/ANAOUT AAUXIN GAIN 0 to 9 dB 4 Gain Steps of 3db each AUXIN Gain Accuracy AAUXIN (GA) AUXIN Input Resistance RAUXIN Notes: [1] [2] MIN [1] PARAMETER TYP -0.5 MAX +0.5 dB K 20-40 [2] Depending on AUXIN Gain Setting Conditions VDD=3V, TA=25C unless otherwise stated. With 0db Gain setting. - 13 - Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES 6.4.3 Outputs AUXOUT MIN [1] PARAMETER SYMBOL TYP MAX SINAD, AUXIN to AUXOUT SINADAUXIN_AUXOUT 80 dB Load 5K [2][3] SINAD, ANAIN to AUXOUT SINADANAIN_AUXOUT 80 dB Load 5K [2][3] PSRR PSRRAUXOUT -40 dB [4] DC Bias VBIAS_AUXOUT Minimum Load Impedance RL(AUXOUT) Maximum Load Capacitance CL(AUXOUT) 1.2 UNITS CONDITIONS V K 5 0.1 nF [1] Notes: Conditions VDD=3V, TA=25C unless otherwise stated. 1 Vpp 1KHz signal applied at AUXIN/ANAIN with 0db Gain setting. [3] All measurements are C-message weighted. [4] Measured with 1KHz, 100 mVpp sine wave applied to VCCA pins. [2] AUDOUT PARAMETER SYMBOL MIN [1] TYP MAX UNITS CONDITIONS SINAD, AUXIN to AUDOUT [5] SINADAUXIN_AUDOUT 80 dB Load 5K [2][3] SINAD, ANAIN to AUDOUT [5] SINADANAIN_AUDOUT 80 dB Load 5K [2][3] PSRRAUDOUT -40 dB [4] PSRR [5] DC Bias [5] VBIAS_AUDOUT Minimum Load Impedance [5] Maximum Load Capacitance Output Current Notes: [6] 1.2 RL(AUDOUT) [5] K 5 CL(AUDOUT) IAUDOUT 0 V 3 0.1 nF 6 mA [2][6] [1] Conditions Vcc=3V, TA=25C unless otherwise stated. 1 Vpp 1KHz signal applied at AUXIN/ANAIN with 0db Gain setting. [3] All measurements are C-message weighted. [4] Measured with 1Khz, 100 mVpp sine wave applied to VCCA pins. [5] Configured as AUDOUT(Voltage Output). [6] Configured as AUDOUT(Current Output). [2] - 14 - Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES SPEAKER OUTPUTS MIN [1] PARAMETER SYMBOL TYP MAX SNR, AUXIN to SPK+/SPK- SNRAUXIN_SPK 60 dB Load 150 [2][3] SNR, ANAIN to SPK+/SPK- SNRANAIN_SPK 60 dB Load 150 [2][3] Output Power POUT_SPK VCC=3.0 mW Load 8 [2] THD, AUXIN to SPK+/SPK- THD % Load 8 [2] Minimum Load Impedance RL(SPK) 360 UNITS <1% 4 CONDITIONS 8 [1] Notes: Conditions Vcc=3V, TA=25C unless otherwise stated. 1 Vpp 1KHz signal applied at AUXIN/ANAIN with 0db Gain setting. [3] All measurements are C-message weighted. [2] 6.4.4 SPI Timing TSSBHI SSB TSSBS TSSBH TSCK TRISE TFALL SCLK TSCKH TSCKL MOSI TMOS TMOH TZMID TMIZD MISO TMID TCRBD TRBCD RDY/BSYB Figure 0-1 SPI Timing SYMBOL DESCRIPTION MIN TYP MAX UNIT TSCK SCLK Cycle Time 60 --- --- ns TSCKH SCLK High Pulse Width 25 --- --- ns TSCKL SCLK Low Pulse Width 25 --- --- ns - 15 - Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES SYMBOL DESCRIPTION MIN TYP MAX UNIT TRISE Rise Time for All Digital Signals --- --- 10 ns TFALL Fall Time for All Digital Signals --- --- 10 ns st TSSBS SSB Falling Edge to 1 SCLK Falling Edge Setup Time 30 --- --- ns TSSBH Last SCLK Rising Edge to SSB Rising Edge Hold Time 30 ns --- 50us --- TSSBHI SSB High Time between SSB Lows 20 --- --- ns TMOS MOSI to SCLK Rising Edge Setup Time 15 --- --- ns TMOH SCLK Rising Edge to MOSI Hold Time 15 --- --- ns TZMID Delay Time from SSB Falling Edge to MISO Active -- -- 12 ns TMIZD Delay Time from SSB Rising Edge to MISO Tri-state -- -- 12 ns TMID Delay Time from SCLK Falling Edge to MISO --- --- 12 ns TCRBD Delay Time from SCLK Rising Edge to RDY/BSYB Falling Edge -- -- 12 ns TRBCD Delay Time from RDY/BSYB Rising Edge to SCLK Falling Edge 0 -- -- ns - 16 - Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES 6.4.5 2 I S Timing TSCK TRISE TFALL IS_SCK TWSH TSCKH TWSH TSCKL TWSS TWSS IS_WS TSDIS TSDIH IS_SDI MSB LSB MSB TSDOD IS_SDO MSB LSB MSB 2 Figure 0-2 I S Timing SYMBOL DESCRIPTION MIN TYP MAX UNIT TSCK IS_SCK Cycle Time 60 --- --- ns TSCKH IS_SCK High Pulse Width 25 --- --- ns TSCKL IS_SCK Low Pulse Width 25 --- --- ns TRISE Rise Time for All Digital Signals --- --- 10 ns TFALL Fall Time for All Digital Signals --- --- 10 ns TWSS WS to IS_SCK Rising Edge Setup Time 20 --- --- ns TWSH IS_SCK Rising Edge to IS_WS Hold Time 20 --- --- ns TSDIS IS_SDI to IS_SCK Rising Edge Setup Time 15 --- --- ns TSDIH IS_SCK Rising Edge to IS_SDI Hold Time 15 --- --- ns TSDOD Delay Time from IS_SCLK Falling Edge to IS_SDO --- --- 12 ns - 17 - Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES 7 APPLICATION DIAGRAM The following applications example is for references only. It makes no representation or warranty that such applications shall be suitable for the use specified. Each design has to be optimized in its own system for the best performance on voice quality, current consumption, functionalities and etc. VCCD 4 5 6 7 30 31 32 38 VCCA 1.5 K 220uF 1.5 K 13 14 VCCD SPI Type-III 15 16 10K 25 data flow control 26 high pulse of 50ms 27 MISO SCLK SSB MOSI INTB RDY/BSYB RESET ISD15100 33 34 8 11 9 10 47 uF 0.01 uF 47 uF 0.1 uF 0.001 uF VCCD VCCD_PWM 17 VCCD_PWM 21 VSSD_PWM 19 SPK+ 18 SPK- 20 XTALOUT 35 XTALIN 36 1M VCCA 27pF 270 27pF VCCA 43 46 MIC+ 0.1uF MIC I2S_SDI/GPIO7 I2S_SCK/GPIO6 I2S_WS/GPIO5 I2S_SDO/GPIO4 GPIO3 GPIO2 GPIO1 GPIO0 VCCD VCCD VCCD VCCD VSSD VSSD 45 MIC- VSSA 44 0.1uF 47 uF VCCA 0.1 uF 1.5 K 5.6 K 5.6 K 0.1uF 47 12 220pF AUDOUT 41 AUXIN AUXOUT 42 VREG 0.1 uF : Digital ground; 8050C 0.1uF 100 4.7K 430 0.1uF 200 pF : Analog ground; Figure 7-1 ISD15100 Application Diagram - 18 - Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES 8 8.1 PACKAGE SPECIFICATION 48 LEAD LQFP(7X7X1.4MM FOOTPRINT 2.0MM) - 19 - Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES 9 ORDERING INFORMATION I151xx FYI Duration 02: 2 minute* 04: 4 minute* 08: 8 minute* 16: 16 minute* * Based on 8kHz/4bit ADPCM Lead-Free Package Type F: 48L-LQFP Y: Green (RoHS Compliant) I: Industrial -40 C to 85C - 20 - Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES 10 REVISION HISTORY Version Date Description 0.71 May 28, 2008 Initial release. Reset pulse: 50ms. Add a 270-ohm resistor between XTALOUT and crystal. Update spec of internal oscillator. Industrial temp. 0.75 Sep 10, 2008 Update: SPI timing: TSSBH maximum 50us. MICIN input signal: 500mV Revise Block Diagram; add BTL block. Revise Application Diagram. 0.80 Feb 10, 2009 Update: Remove the Preliminary watermark. Output low/high voltage. 0.82 Nov 20, 2009 Update Block Diagram. 1.0 July 1, 2010 Update crystal configuration. 1.3 May 6, 2011 Add Absolute Maximum Ratings. - 21 - Publication Release Date: May 6, 2011 Revision 1.3 ISD15100 SERIES Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur. Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales. The contents of this document are provided only as a guide for the applications of Nuvoton products. Nuvoton makes no representation or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to discontinue or make changes to specifications and product descriptions at any time without notice. No license, whether express or implied, to any intellectual property or other right of Nuvoton or others is granted by this publication. Except as set forth in Nuvoton's Standard Terms and Conditions of Sale, Nuvoton assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property. The contents of this document are provided "AS IS", and Nuvoton assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property. In no event, shall Nuvoton be liable for any damages whatsoever (including, without limitation, damages for loss of profits, business interruption, loss of information) arising out of the use of or inability to use the contents of this documents, even if Nuvoton has been advised of the possibility of such damages. Application examples and alternative uses of any integrated circuit contained in this publication are for illustration only and Nuvoton makes no representation or warranty that such applications shall be suitable for the use specified. The 100-year retention and 100K record cycle projections are based upon accelerated reliability tests, as published in the Nuvoton Reliability Report, and are neither warranted nor guaranteed by Nuvoton. This datasheet and any future addendum to this datasheet is(are) the complete and controlling ISD(R) ChipCorder(R) product specifications. In the event any inconsistencies exist between the information in this and other product documentation, or in the event that other product documentation contains information in addition to the information in this, the information contained herein supersedes and governs such other information in its entirety. This datasheet is subject to change without notice. Copyright(c) 2005, Nuvoton Technology Corporation. All rights reserved. ChipCorder (R) and ISD(R) are trademarks of Nuvoton Technology Corporation. All other trademarks are properties of their respective owners. Headquarters Nuvoton Technology Corporation America Nuvoton Technology (Shanghai) Ltd. No. 4, Creation Rd. III Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.Nuvoton.com.tw/ 2727 North First Street, San Jose, CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441797 http://www.Nuvoton-usa.com/ 27F, 299 Yan An W. Rd. Shanghai, 200336 China TEL: 86-21-62365999 FAX: 86-21-62356998 Taipei Office Nuvoton Technology Corporation Japan Nuvoton Technology (H.K.) Ltd. 9F, No. 480, Pueiguang Rd. Neihu District Taipei, 114 Taiwan TEL: 886-2-81777168 FAX: 886-2-87153579 7F Daini-ueno BLDG. 3-7-18 Shinyokohama Kohokuku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800 Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064 Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners. - 22 - Publication Release Date: May 6, 2011 Revision 1.3