LM4865
www.ti.com
SNAS035G –DECEMBER 1999–REVISED MAY 2013
LM4865 750 mW Audio Power Amplifier with DC Volume
Control and Headphone Switch
Check for Samples: LM4865
1FEATURES DESCRIPTION
The LM4865 is a mono bridged audio power amplifier
2• DC Voltage Volume Control with DC voltage volume control. The LM4865 is
• Headphone Amplifier Mode capable of delivering 750mW of continuous average
• “Click and Pop” Suppression power into an 8Ωload with less than 1% THD when
powered by a 5V power supply. Switching between
• Shutdown Control When Volume Control Pin Is bridged speaker mode and headphone (single ended)
Low mode is accomplished using the headphone sense
• Thermal Shutdown Protection pin. To conserve power in portable applications, the
LM4865's micropower shutdown mode (IQ= 0.7µA,
APPLICATIONS typ) is activated when less than 300mV is applied to
the DC Vol/SD pin.
• GSM Phones and Accessories, DECT, Office
Phones Boomer audio power amplifiers are designed
specifically to provide high power audio output while
• Hand Held Radio maintaining high fidelity. They require few external
• Other Portable Audio Devices components and operate on low supply voltages.
KEY SPECIFICATION
• POat 1.0% THD+N Into 8ΩSOIC, Micro SMD
750 mW (typ)
• POat 10% THD+N Into 8ΩSOIC, Micro SMD 1W
(typ)
• Shutdown Current 0.7µA(typ)
• Supply Voltage Range 2.7V to 5.5 V
CONNECTION DIAGRAMS
Figure 1. Micro SMD Package (Top View) Figure 2. Small Outline Package (SOIC) (Top View)
Mini Small Outline Package (VSSOP)
See Package Number D, DGK
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 1999–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
LM4865
www.ti.com
SNAS035G –DECEMBER 1999–REVISED MAY 2013
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ABSOLUTE MAXIMUM RATINGS (1)(2)
Supply Voltage 6.0V
Storage Temperature −65°C to +150°C
Input Voltage −0.3V to VDD +0.3V
Power Dissipation (3) Internally Limited
ESD Susceptibility (4) 2000V
ESD Susceptibility (5) 200V
Junction Temperature 150°C
Vapor Phase (60 sec.) 215°C
Soldering Information Infrared (15 sec.) 220°C
θJC (SOIC) 35°C/W
θJA (SOIC) 150°C/W
Thermal Resistance θJC (VSSOP) 56°C/W
θJA (VSSOP) 190°C/W
θJA (micro SMD) 150°C/W
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical
specifications under particular test conditions that ensure specific performance limits. This assumes that the device operates within the
Operating Ratings. Specifications are not ensured for parameters where no limit is given. The typical value, however, is a good
indication of device performance.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and
specifications
(3) The maximum power dissipation must be derated at elevated temperatures and is dictated by TJMAX,θJA, and the ambient temperature
TA. The maximum allowable power dissipation is PDMAX = (TJMAX −TA)/θJA or the number given in the Absolute Maximum Ratings,
whichever is lower. For the LM4865M, TJMAX = 150°C.
(4) Human body model, 100pF discharged through a 1.5kΩresistor.
(5) Machine Model, 220pF–240pF discharged through all pins.
OPERATING RATINGS
Temperature Range TMIN ≤TA≤TMAX −40°C ≤TA≤+85°C
Supply Voltage 2.7V ≤VDD ≤5.5V
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LM4865
LM4865
SNAS035G –DECEMBER 1999–REVISED MAY 2013
www.ti.com
ELECTRICAL CHARACTERISTICS (1)(2)
The following specifications apply for VDD = 5V, unless otherwise specified. Limits apply for TA= 25°C.
LM4865
Symbol Parameter Conditions Min(3) Typical(4) Max(3) Units
VDD Supply Voltage 2.7 5.5 V
VIN = 0V, IO= 0A, HP Sense = 0V 4 7 mA
IDD Quiescent Power Supply Current VIN = 0V, IO- 0A, HP Sense = 5V 3.5 6 mA
ISD Shutdown Current VPIN4 ≤0.3V 0.7 µA
VOS Output Offset Voltage VIN = 0V 5 50 mV
THD = 1% (max), HP Sense < 0.8V, f = 500 750 mW
1kHz, RL= 8Ω
THD = 10% (max), HP Sense < 0.8V, f = 1.0 W
1kHz, RL= 8Ω
POOutput Power THD + N = 1%, HP Sense > 4V, 80 mW
f = 1kHz, RL= 32Ω
THD = 10%, HP Sense > 4V, 110 mW
f = 1kHz, RL= 32Ω
PO= 300 mWrms, f = 20Hz–20kHz, RL=
THD+N Total Harmonic Distortion + Noise 0.6 %
8Ω
VRIPPLE = 200mVrms, RL= 8Ω, CB= 1.0
PSRR Power Supply Rejection Ratio 50 dB
µF, f = 1kHz
Gain with VPIN4 ≥4.0V, (80% of VDD) 18.8 20 dB
GainRANGE Single-Ended Gain Range Gain with VPIN4 ≤0.9V, (18% of VDD)−70 −72 dB
VIH HP Sense High Input Voltage 4 V
VIL HP Sense Low Input Voltage 0.8 V
(1) All voltages are measured with respect to the ground pin, unless otherwise specified.
(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical
specifications under particular test conditions that ensure specific performance limits. This assumes that the device operates within the
Operating Ratings. Specifications are not ensured for parameters where no limit is given. The typical value, however, is a good
indication of device performance.
(3) Limits are ensured to AOQL (Average Outgoing Quality Level).
(4) Typicals are measured at 25°C and represent the parametric norm.
EXTERNAL COMPONENTS DESCRIPTION
(Figure 3 )
Components Functional Description
1. CiInput coupling capacitor which blocks the DC voltage at the amplifier's input terminals. It also creates a highpass filter with
the internal Ri. The designer should note that10kOhm<(Ri)<110kOhm.Therefore fc= 1/(2πRiCi). Refer to the section,
PROPERLY SELECTING EXTERNAL COMPONENTS , for an explanation of how to determine the value of Ci.
2. CSSupply bypass capacitor which provides power supply filtering. Refer to the POWER SUPPLY BYPASSING section for
information concerning proper placement and selection of the supply bypass capacitor.
3. CBBypass pin capacitor which provides half-supply filtering. Refer to the section, PROPERLY SELECTING EXTERNAL
COMPONENTS, for information concerning proper placement and selection of CB.
4Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LM4865
LM4865
www.ti.com
SNAS035G –DECEMBER 1999–REVISED MAY 2013
TYPICAL PERFORMANCE CHARACTERISTICS
THD+N vs Frequency THD+N vs Frequency
Figure 4. Figure 5.
THD+N vs Output Power THD+N vs Output Power
Figure 6. Figure 7.
THD+N vs Output Power THD+N vs Output Power
Figure 8. Figure 9.
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: LM4865
LM4865
SNAS035G –DECEMBER 1999–REVISED MAY 2013
www.ti.com
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Power Dissipation vs Load Resistance Power Dissipation vs Output Power
Figure 10. Figure 11.
Power Derating Curve Clipping Voltage vs RL
Figure 12. Figure 13.
Noise Floor Frequency Response vs Input Capacitor Size
Figure 14. Figure 15.
6Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LM4865
LM4865
www.ti.com
SNAS035G –DECEMBER 1999–REVISED MAY 2013
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Power Supply Rejection Ratio Attenuation Level vs DC-Vol Amplitude
Figure 16. Figure 17.
THD+N vs Frequency THD+N vs Frequency
Figure 18. Figure 19.
THD+N vs Frequency THD+N vs Output Power
Figure 20. Figure 21.
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: LM4865
LM4865
SNAS035G –DECEMBER 1999–REVISED MAY 2013
www.ti.com
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
THD+N vs Output Power THD+N vs Output Power
Figure 22. Figure 23.
Output Power vs Load Resistance Clipping Voltage vs Supply Voltage
Figure 24. Figure 25.
Output Power vs Supply Voltage
Figure 26.
8Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LM4865
LM4865
www.ti.com
SNAS035G –DECEMBER 1999–REVISED MAY 2013
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Output Power vs Supply Voltage Supply Current vs Supply Voltage
Figure 27. Figure 28.
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: LM4865
LM4865
SNAS035G –DECEMBER 1999–REVISED MAY 2013
www.ti.com
APPLICATION INFORMATION
BRIDGE CONFIGURATION EXPLANATION
As shown in Figure 3, the LM4865 consists of two operational amplifiers internally. An external DC voltage sets
the closed-loop gain of the first amplifier, whereas two internal 20kΩresistors set the second amplifier's gain at -
1. The LM4865 can be used to drive a speaker connected between the two amplifier outputs or a monaural
headphone connected between VO1 and GND.
Figure 3 shows that the output of Amp1 serves as the input to Amp2. This results in both amplifiers producing
signals that are identical in magnitude, but 180° out of phase.
Taking advantage of this phase difference, a load placed between VO1 and VO2 is driven differentially (commonly
referred to as “bridge mode“ ). This mode is different from single-ended driven loads that are connected between
a single amplifier's output and ground.
Bridge mode has a distinct advantage over the single-ended configuration: its differential drive to the load
doubles the output swing for a specified supply voltage. This results in four times the output power when
compared to a single-ended amplifier under the same conditions. This increase in attainable output assumes that
the amplifier is not current limited or the output signal is not clipped.
Another advantage of the differential bridge output is no net DC voltage across load. This results from biasing
VO1 and VO2 at half-supply. This eliminates the coupling capacitor that single supply, single-ended amplifiers
require. Eliminating an output coupling capacitor in a single-ended configuration forces a single supply amplifier's
half-supply bias voltage across the load. The current flow created by the half-supply bias voltage increases
internal IC power dissipation and may permanently damage loads such as speakers.
POWER DISSIPATION
Power dissipation is a major concern when designing a successful bridged or single-ended amplifier. Equation 1
states the maximum power dissipation point for a single-ended amplifier operating at a given supply voltage and
driving a specified output load.
PDMAX = (VDD)2/(2π2RL) Single-Ended (1)
However, a direct consequence of the increased power delivered to the load by a bridge amplifier is an increase
in internal power dissipation point for a bridge amplifier operating at the same given conditions.
PDMAX = 4*(VDD)2/(2π2RL) Bridge Mode (2)
The LM4865 has two operational amplifiers in one package and the maximum internal power dissipation is 4
times that of a single-ended amplifier. However, even with this substantial increase in power dissipation, the
LM4865 does not require heatsinking. From Equation 2, assuming a 5V power supply and an 8Ωload, the
maximum power dissipation point is 633 mW. The maximum power dissipation point obtained from Equation 2
must not be greater than the power dissipation that results from Equation 3:
PDMAX = (TJMAX–TA)/θJA (3)
For the micro SMD and SOIC packages, θJA = 150°C/W. The VSSOP package has a 190°C/W θJA. TJMAX =
150°C for the LM4865. For a given ambient temperature TA,Equation 3 can be used to find the maximum
internal power dissipation supported by the IC packaging. If the result of Equation 2 is greater than that of
Equation 3, then either decrease the supply voltage, increase the load impedance, or reduce the ambient
temperature. For a typical application using the micro SMD or SOIC packaged LM4865, a 5V power supply, and
an 8Ωload, the maximum ambient temperature that does not violate the maximum junction temperature is
approximately 55°C. The maximum ambient temperature for the VSSOP package with the same conditions is
approximately 30°C. These results further assume that a device is a surface mount part operating around the
maximum power dissipation point. Since internal power dissipation is a function of output power, higher ambient
temperatures are allowed as output power decreases. Refer to the TYPICAL PERFORMANCE
CHARACTERISTICS curves for power dissipation information at lower output power levels.
10 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LM4865
LM4865
www.ti.com
SNAS035G –DECEMBER 1999–REVISED MAY 2013
POWER SUPPLY BYPASSING
As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply
rejection. The capacitors connected to the bypass and power supply pins should be placed as close to the
LM4865 as possible. The capacitor connected between the bypass pin and ground improves the internal bias
voltage's stability, producing improved PSRR. The improvements to PSRR increase as the bypass pin capacitor
value increases. Typical applications employ a 5V regulator with 10µF and a 0.1µF filter capacitors that aid in
supply stability. Their presence, however does not eliminate the need for bypassing the supply nodes of the
LM4865. The selection of bypass capacitor values, especially CB, depends on desired PSRR requirements, click
and pop performance (as explained in the section, PROPERLY SELECTING EXTERNAL COMPONENTS),
system cost, and size constraints.
DC VOLTAGE VOLUME CONTROL
The LM4865 has internal volume control that is controlled by the DC voltage applied its DC Vol/SD pin (pin 5 on
the micro SMD and pin 4 on the VSSOP and SOIC packages). The volume control's input range is from GND to
VDD. A graph showing a typical volume response versus input control voltage is shown in the TYPICAL
PERFORMANCE CHARACTERISTICS section. The DC Vol/SD pin also functions as the control pin for the
LM4865's micropower shutdown feature. See the MUTE AND SHUTDOWN FUNCTION section for more
information.
Like all volume controls, the LM4865's internal volume control is set while listening to an amplified signal that is
applied to an external speaker. The actual voltage applied to the DC Vol/SD pin is a result of the volume a
listener desires. As such, the volume control is designed for use in a feedback system that includes human ears
and preferences. This feedback system operates quite well without the need for accurate gain. The user simply
sets the volume to the desired level as determined by their ear, without regard to the actual DC voltage that
produces the volume. Therefore, the accuracy of the volume control is not critical, as long as volume changes
monotonically and step size is small enough to reach a desired volume that is not too loud or too soft. Since gain
accuracy is not critical, there will be volume variation from part-to-part even with the same applied DC control
voltage. The gain of a given LM4865 can be set with a fixed external voltage, but another LM4865 may require a
different control voltage to achieve the same gain. Figure 29 is a curve showing the volume variation of twenty
typical LM4865s as the voltage applied to the DC Vol/SD pin is varied. For gains greater than unity, the typical
part-to-part variation can be as large as 8dB for the same control voltage.
Figure 29. Typical Part-to-Part Gain Variation as a Function of DC-Vol Control Voltage
MUTE AND SHUTDOWN FUNCTION
The LM4865's mute and shutdown functions are controlled through the DC Vol/SD pin. Mute is activated by
applying a voltage in the range of 500mV to 1V. A typical attenuation of 75dB is achieved is while mute is active.
The LM4865's micropower shutdown mode turns off the amplifier's bias circuitry. The micropower shutdown
mode is activated by applying less than 300mVDC to the DC Vol/SD pin. When shutdown is active, they supply
current is reduced to 0.7µA (typ). A degree of uncertainty exists when the voltage applied to the DC Vol/SD pin is
in the range of 300mV to 500mV. The LM4865 can be in mute, still fully powered, or in micropower shutdown
and fully muted. In mute mode, the LM4865 draws the typical quiescent supply current. The DC Vol/SD pin
should be tied to GND for best shutdown mode performance. As the DC Vol/SD is increased above 0.5V the
amplifier will follow the attenuation curve in TYPICAL PERFORMANCE CHARACTERISTICS.
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: LM4865
LM4865
SNAS035G –DECEMBER 1999–REVISED MAY 2013
www.ti.com
HP-Sense FUNCTION
Applying a voltage between 4V and VCC to the LM4865's HP-Sense headphone control pin turns off Amp2 and
mutes a bridged-connected load. Quiescent current consumption is reduced when the IC is in this single-ended
mode.
Figure 30 shows the implementation of the LM4865's headphone control function. With no headphones
connected to the headphone jack, the R1-R2 voltage divider sets the voltage applied to the HP-Sense pin (pin 3)
at approximately 50mV. This 50mV enables the LM4865 and places it in bridged mode operation.
While the LM4865 operates in bridged mode, the DC potential across the load is essentially 0V. Since the HP-
Sense threshold is set at 4V, even in an ideal situation, the output swing cannot cause a false single-ended
trigger. Connecting headphones to the headphone jack disconnects the headphone jack contact pin from VO1
and allows R1 to pull the HP Sense pin up to VCC. This enables the headphone function, turns off Amp2, and
mutes the bridged speaker. The amplifier then drives the headphones, whose impedance is in parallel with
resistor R2. Resistor R2 has negligible effect on output drive capability since the typical impedance of
headphones is 32Ω. The output coupling capacitor blocks the amplifier's half supply DC voltage, protecting the
headphones.
A microprocessor or a switch can replace the headphone jack contact pin. When a microprocessor or switch
applies a voltage greater than 4V to the HP Sense pin, a bridge-connected speaker is muted and Amp1 drives
the headphones.
PROPERLY SELECTING EXTERNAL COMPONENTS
Optimizing the LM4865's performance requires properly selecting external components. Though the LM4865
operates well when using external components having wide tolerances, the best performance is achieved by
optimizing component values.
Figure 30. Headphone Circuit
Input Capacitor Value Selection
Amplification of the lowest audio frequencies requires high value input coupling capacitors. These high value
capacitors can be expensive and may compromise space efficiency in portable designs. In many cases,
however, the speakers used in portable systems, whether internal or external, have little ability to reproduce
signals below 150Hz. In application 5 using speakers with this limited frequency response, a large input capacitor
will offer little improvement in system performance.
Figure 3 shows that the nominal input impedance (RIN) is 10kΩat maximum volume and 110kΩat minimum
volume. Together, the input capacitor, Ci, and RIN, produce a -3dB high pass filter cutoff frequency that is found
using Equation 4.
(4)
12 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LM4865
LM4865
www.ti.com
SNAS035G –DECEMBER 1999–REVISED MAY 2013
As the volume changes from minimum to maximum, RIN decrease from 110kΩto 10kΩ.Equation 4 reveals that
the -3dB frequency will increase as the volume increases. The nominal value of Cifor lowest desired frequency
response should be calculated with RIN = 10kΩ. As an example when using a speaker with a low frequency limit
of 150Hz, Ci, using Equation 4 is 0.1µF. The 0.22µF Cishown in Figure 3 is optimized for a speaker whose
response extends down to 75Hz.
Bypass Capacitor Value Selection
Besides minimizing the input capacitor size, careful consideration should be paid to value of the bypass capacitor
CB. Since CBdetermines how fast the LM4865 turns on, its value is the most critical when minimizing turn-on
pops. The slower the LM4865's outputs ramp to their quiescent DC voltage (nominally VDD/2), the smaller the
turn-on pop. Choosing CBequal to 1.0µF, along with a small value of Ci(in the range of 0.1µF to 0.39µF),
produces a clickless and popless shutdown function. Choosing Cias small as possible helps minimize clicks and
pops.
CLICK AND POP CIRCUITRY
The LM4865 contains circuitry that minimizes turn-on and shutdown transients or "clicks and pops". For this
discussion, turn-on refers to either applying the power supply voltage or when the shutdown mode is deactivated.
While the power supply is ramping to its final value, the LM4865's internal amplifiers are configured as unity gain
buffers. An internal current source changes the voltage of the bypass pin in a controlled, linear manner. Ideally,
the input and outputs track the voltage applied to the bypass pin. The gain of the internal amplifiers remains unity
until the voltage on the bypass pin reaches 1/2 VDD. As soon as the voltage on the bypass pin is stable, the
device becomes fully operational and the gain is set by the external voltage applied to the DC Vol/SD pin.
Although the bypass pin current cannot be modified, changing the size of CBalters the device's turn-on time and
the magnitude of "clicks and pops". Increasing the value of CBreduces the magnitude of turn-on pops. However,
this presents a tradeoff: as the size of CBincreases, the turn-on time increases. There is a linear relationship
between the size of CB and the turn-on time. Shown below are some typical turn-on times for various values of
CB:
CBTON
0.01µF 20ms
0.1µF 200ms
0.22µF 420ms
0.47µF 840ms
1.0µF 2sec
In order eliminate "clicks and pops", all capacitors must be discharged before turn-on. Rapidly switching VDD may
not allow the capacitors to fully discharge, which may cause "clicks and pops". In a single-ended configuration,
the output coupling capacitor, COUT, is of particular concern. This capacitor discharges through an internal 20kΩ
resistor. Depending on the size of COUT, the time constant can be relatively large. To reduce transients in single-
ended mode, an external 1kΩ- 5kΩresistor can be placed in parallel with the internal 20kΩresistor. The tradeoff
for using this resistor is increased quiescent current.
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Links: LM4865
LM4865
SNAS035G –DECEMBER 1999–REVISED MAY 2013
www.ti.com
RECOMMENDED PRINTED CIRCUIT BOARD LAYOUT
Figure 31 through Figure 33 show the recommended two-layer PC board layout that is optimized for the SOIC-8
packaged LM4865 and associated external components. Figure 34 through Figure 38 show the recommended
four-layer PC board layout for the micro SMD packaged LM4865. A four-layer board is recommended when
using the micro SMD packaged LM4865: the two inner layers, one connected to the GND pin, the other to the
VDD pin, provide heatsinking. Both layouts are designed for use with an external 5V supply, 8Ωspeakers, and
32Ωheadphones. The schematic for both recommended PC board layouts is Figure 3.
Both circuit boards are easy to use. Apply a 5V supply voltage and ground to the board's VDD and GND pads,
respectively. Connect a speaker with an 8Ωminimum impedance between the board's -OUT and +OUT pads.
For headphone use, the layout has provisions for a headphone jack, J1. When a jack is connected as shown,
inserting a headphone plug automatically switches off the external speaker.
Figure 31. Recommended SOIC PC Board Layout:
Component Side Silkscreen
Figure 32. Recommended SOIC PC Board Layout:
Component Side Layout
14 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LM4865
LM4865
www.ti.com
SNAS035G –DECEMBER 1999–REVISED MAY 2013
Figure 33. Recommended SOIC PC Board Layout:
Bottom Side Layout
Figure 34. Recommended micro SMD PC Board Layout:
Component Side Silkscreen
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Links: LM4865
LM4865
SNAS035G –DECEMBER 1999–REVISED MAY 2013
www.ti.com
Figure 35. Recommended Micro SMD PC Board Layout:
Component Side Layout
Figure 36. Recommended Micro SMD PC Board Layout:
Inner Layer VCC Layout
16 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LM4865
LM4865
www.ti.com
SNAS035G –DECEMBER 1999–REVISED MAY 2013
Figure 37. Recommended Micro SMD PC Board Layout:
Inner Layer Ground Layout
Figure 38. Recommended Micro SMD PC Board Layout:
Bottom Side Layout
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Links: LM4865
LM4865
SNAS035G –DECEMBER 1999–REVISED MAY 2013
www.ti.com
REVISION HISTORY
Changes from Revision F (May 2013) to Revision G Page
• Changed layout of National Data Sheet to TI format .......................................................................................................... 17
18 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LM4865
PACKAGE OPTION ADDENDUM
www.ti.com 26-Aug-2013
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead/Ball Finish MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
LM4865M/NOPB ACTIVE SOIC D 8 95 Green (RoHS
& no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 85 LM48
65M
LM4865MM/NOPB ACTIVE VSSOP DGK 8 1000 Green (RoHS
& no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 85 Z65
LM4865MMX/NOPB ACTIVE VSSOP DGK 8 3500 Green (RoHS
& no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 85 Z65
LM4865MX/NOPB ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 85 LM48
65M
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
PACKAGE OPTION ADDENDUM
www.ti.com 26-Aug-2013
Addendum-Page 2
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
LM4865MM/NOPB VSSOP DGK 8 1000 178.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
LM4865MMX/NOPB VSSOP DGK 8 3500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
LM4865MX/NOPB SOIC D 8 2500 330.0 12.4 6.5 5.4 2.0 8.0 12.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 12-Aug-2013
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LM4865MM/NOPB VSSOP DGK 8 1000 210.0 185.0 35.0
LM4865MMX/NOPB VSSOP DGK 8 3500 367.0 367.0 35.0
LM4865MX/NOPB SOIC D 8 2500 367.0 367.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 12-Aug-2013
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated
