CM1215-02SR - California Micro Devices

06/30/05 430 N. McCarthy Blvd., Milpitas, CA 95035-51 12 ●Tel: 408.263.3214 ●Fax: 408.263.7846 ●www.calmicro.com 1

CM1215

PRELIMINARY

1-, 2- and 4-Channel Low Capacitance ESD Arrays

Features

• 1, 2, and 4 channels of ESD protection

• Provides +15 kV ESD protection on each channel

per the IEC 61000-4-2 ESD requirements

• Channel loading capacitance of 1.6 pF typical

• Channel I/O to GND capacitance difference of

0.04pF typical

• Mutual capacitance of 0.13pF typical

• Minimal capacitance change with temperature and

voltage

• Each I/O pin can withstand over 1000 ESD strikes

• SOT packages

• Lead-free versions available

Applications

• IEEE1394 Firewire® ports at 400Mbps / 800Mbps

• DVI ports, HDMI ports in notebooks, set top boxes,

digital TVs, LCD displays

• Serial ATA ports in desktop PCs and hard disk

drives

• PCI Express ports

• General purpose high-speed data line ESD protec-

tion

Product Description

The CM1215 family of diode arrays has been designed

to provide ESD protection for electronic components or

sub-systems requiring minimal capacitive loading.

These devices are ideal for protecting systems with

high data and clock rates or for circuits requiring low

capacitive loading. Each ESD channel consists of a

pair of diodes in series which steer the positive or neg-

ative ESD current pulse to either the positive (VP) or

negative (VN) supply rail. The CM1215 will protect

against ESD pulses up to +15kV per the IEC 61000-4-2

standard.

This device is particularly well-suited for protecting sys-

tems using high-speed ports such as USB2.0,

IEEE1394 (Firewire®, iLink™), Serial ATA, DVI, HDMI

and corresponding ports in removable storage, digital

camcorders, DVD-RW drives and other applications

where extremely low loading capacitance with ESD

protection are required in a small package footprint.

The CM1215 family of devices is available with

optional lead-free finishing.

Simplified Electrical Schematic

CH1

CM1215-01ST/SO

CH1

CM1215-02ST/SO

CH2

CH1

CM1215-04ST/SO

CH4

CH2

CH3

CM1215-02SS/SR

2430 N. McCarthy Blvd., Milpitas, CA 95035-5112 ●Tel: 408.263.3214 ●Fax: 408.263.7846 ●www.calmicro.com 06/30/05

CM1215

PRELIMINARY

Pin Configuration

Ordering Information

PACKAGE / PINOUT DIAGRAM

Note: These drawings are not to scale.

3-Pin SOT23-3

CH1

Top View

D151 /

4-Pin SOT143

D152 /

Top View

CH1

CH2

6-pin SOT23-6

D154 /

Top View

CH1

CH2

CH4

CH3

5-Lead SOT23-5

D152 /

Top View

CH1

CH2

E152

E151

E152

E154

PACKAGE PIN DESCRIPTIONS

NAMER

SOT23-3 SOT143 SOT23-5 SOT23-6

TYPE DESCRIPTION

PIN NO. PIN NO. PIN NO. PIN NO.

CH1 1231I/O ESD Channel

VN3122GND

Negative voltage supply

rail

CH2 −3 4 3 I/O ESD Channel

CH3 −−−4 I/O ESD Channel

VP2455PWR

Positive voltage supply rail

CH4 −−−6 I/O ESD Channel

N/C −−1−− No Connection

PART NUMBERING INFORMATION

Pins Package

Standard Finish Lead-free Finish

Ordering Part

Number1Part Marking

Ordering Part

Number1Part Marking

3 SOT23-3 CM1215-01ST D151 CM1215-01SO E151

4 SOT143 CM1215-02SS D152 CM1215-02SR E152

5 SOT23-5 CM1215-02ST D152 CM1215-02SO E152

6 SOT23-6 CM1215-04ST D154 CM1215-04SO E154

06/30/05 430 N. McCarthy Blvd., Milpitas, CA 95035-5112 ●Tel: 408.263.3214 ●Fax: 408.263.7846 ●www.calmicro.com 3

CM1215

PRELIMINARY

Specifications

ABSOLUTE MAXIMUM RATINGS

PARAMETER RATING UNITS

Operating Supply Voltage (VP-VN)6V

Diode Forward DC Current (Note 1) 20 mA

DC Voltage at any Channel Input (VN-0.5) to (VP+0.5) V

Operating Temperature Range

Ambient -40 to +85 °C

Junction -40 to +125 °C

Storage Temperature Range -40 to +150 °C

STANDARD OPERATING CONDITIONS

PARAMETER RATING UNITS

Temperature Range (Ambient) -40 to +85 °C

Package Power Rating

SOT23-3 Package (CM1215-01ST/SO)

SOT143 Package (CM1215-02SS/SR)

SOT23-5 Package (CM1215-02ST/SO)

SOT23-6 Package (CM1215-04ST/SO)

225

4430 N. McCarthy Blvd., Milpitas, CA 95035-5112 ●Tel: 408.263.3214 ●Fax: 408.263.7846 ●www.calmicro.com 06/30/05

CM1215

PRELIMINARY

Specifications (cont’d)

Note 1: All parameters specified at TA = -40°C to +85°C unless otherwise noted.

Note 2: These parameters guaranteed by design and characterization.

Note 3: Standard IEC 61000-4-2 with CDischarge = 150pF, RDischarge = 330Ω, VP = 3.3V, VN grounded.

Note 4: From I/O pins to VP or VN only. VP bypassed to VN with low ESR 0.2μF ceramic capacitor.

ELECTRICAL OPERATING CHARACTERISTICS NOTE 1

SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNIT

VPOperating Supply Voltage (VP-VN)3.35.5V

IPOperating Supply Current (VP-VN) = 3.3V 8 μA

VFDiode Forward Voltage

Top Diode

Bottom Diode

IF = 20mA; TA = 25°C

0.6

0.8

0.95

ILEAK Channel Leakage Current TA = 25°C; VP = 5V,

VN = 0V

±0.1 ±1.0 μA

CIN Channel Input Capacitance At 1 MHz, VP = 3.3V,

VN = 0V, VIN = 1.65V;

Note2

1.6 2.0 pF

ΔCIN Channel I/O to GND Capacitance

Difference

Note 2 0.04 pF

CMUTUAL Mutual Capacitance (VP-VN) = 3.3V; Note 2 0.13 pF

VESD ESD Protection

Peak Discharge Voltage at any

channel input, in system, contact

discharge per IEC 61000-4-2

standard

Notes 2, 3, and 4;

TA = 25°C ±15 kV

VCL Channel Clamp Voltage

Positive Transients

Negative Transients

IPP = 1A, tP = 8/20μS;

TA=25°C; Notes 2 VP+1.5

VN-1.5

RDYN Dynamic Resistance

Positive transients

Negative transients

IPP = 1A, tP = 8/20μS;

TA = 25°C;

Notes 2

0.4

06/30/05 430 N. McCarthy Blvd., Milpitas, CA 95035-5112 ●Tel: 408.263.3214 ●Fax: 408.263.7846 ●www.calmicro.com 5

CM1215

PRELIMINARY

Performance Characteristics

Input Channel Capacitance Performance Curve

Figure 1. Typical Variation of CIN vs. VIN

(f = 1MHz, VP= 3.3V, VN = 0V, 0.1μF chip capacitor between VP and VN, TA = 25°C)

Figure 2. Typical Filter Performance (nominal conditions unless

specified otherwise, 50 Ohm Environment

0.000

0.200

0.400

0.600

0.800

1.000

1.200

1.400

1.600

1.800

2.000

0.00 0.50 1.00 1.50 1.65 2.00 2.50 3.00

Bi as Volt age ( V)

Capaci t ance (pF)

6430 N. McCarthy Blvd., Milpitas, CA 95035-5112 ●Tel: 408.263.3214 ●Fax: 408.263.7846 ●www.calmicro.com 06/30/05

CM1215

PRELIMINARY

APPLICATION INFORMATION

Design Considerations

In order to realize the maximum protection against

ESD pulses, care must be taken in the PCB layout to

minimize parasitic series inductances on the Supply/

Ground rails as well as the signal trace segment

between the signal input (typically a connector) and the

ESD protection device. Refer to Figure 1, which illus-

trates an example of a positive ESD pulse striking an

input channel. The parasitic series inductance back to

the power supply is represented by L1 and L2. The

voltage VCL on the line being protected is:

VCL = Fwd voltage drop of D1 + VSUPPLY +

L1 x d(IESD) / dt+ L2 x d(IESD) / dt

where IESD is the ESD current pulse, and VSUPPLY

is the positive supply voltage.

An ESD current pulse can rise from zero to its peak

value in a very short time. As an example, a level 4

contact discharge per the IEC61000-4-2 standard

results in a current pulse that rises from zero to 30

Amps in 1ns. Here d(IESD)/dt can be approximated by

d(ESD)/dt, or 30/(1x10-9). So just 10nH of series induc-

tance (L1 and L2 combined) will lead to a 300V incre-

ment in VCL!

Similarly for negative ESD pulses, parasitic series

inductance from the VN pin to the ground rail will lead

to drastically increased negative voltage on the line

being protected.

As a general rule, the ESD Protection Array should be

located as close as possible to the point of entry of

expected electrostatic discharges. The power supply

bypass capacitor mentioned above should be as close

to the VP pin of the Protection Array as possible, with

minimum PCB trace lengths to the power supply,

ground planes and between the signal input and the

ESD device to minimize stray series inductance.

Additional Information

See also California Micro Devices Application Note

AP-209, “Design Considerations for ESD Protection”,

in the Applications section at www.calmicro.com.

Figure 3. Application of Positive ESD Pulse between Input Channel and Ground

06/30/05 430 N. McCarthy Blvd., Milpitas, CA 95035-5112 ●Tel: 408.263.3214 ●Fax: 408.263.7846 ●www.calmicro.com 7

CM1215

PRELIMINARY

Mechanical Details

The CM1215 is supplied in SOT23-3, SOT143-4,

SOT23-5 and SOT23-6 packages with a lead-free fin-

ishing option. These package drawings are presented

on the following pages.

SOT23-3 Mechanical Specifications

CM1215-01ST/SO devices are packaged in 3-pin

SOT23 packages. Dimensions are presented below.

For complete information on the SOT23-3 package,

see the California Micro Devices SOT23 Package

Information document.

Package Dimensions for SOT23-3.

PACKAGE DIMENSIONS

Package SOT23-3 (JEDEC name is TO-236)

Pins 3

Dimensions Millimeters Inches

Min Max Min Max

A0.89 1.12 0.0350 0.0441

A1 0.01 0.10 0.0004 0.0039

b0.30 0.50 0.0118 0.0197

c0.08 0.20 0.0031 0.0079

D2.80 3.04 0.1102 0.1197

E2.10 2.64 0.0827 0.1039

E1 1.20 1.40 0.0472 0.0551

e0.95 BSC 0.0374 BSC

e1 1.90 BSC 0.0748 BSC

L0.40 0.60 0.0157 0.0236

L1 0.54 REF 0.0213 REF

# per tape

and reel

3000 pieces

Controlling dimension: millimeters

Mechanical Package Diagrams

TOP VIEW

E1 E

SIDE VIEW

END VIEW

8430 N. McCarthy Blvd., Milpitas, CA 95035-5112 ●Tel: 408.263.3214 ●Fax: 408.263.7846 ●www.calmicro.com 06/30/05

CM1215

PRELIMINARY

Mechanical Details (cont’d)

SOT143 Mechanical Specifications

CM1215-02SS/SR devices are supplied in 4-pin

SOT143 packages. Dimensions are presented below.

For complete information on the SOT143 package, see

the California Micro Devices SOT143 Package Infor-

mation document.

Package Dimensions for SOT143.

PACKAGE DIMENSIONS

Package SOT143

Pins 4

Dimensions Millimeters Inches

Min Max Min Max

A0.80 1.22 0.031 0.048

A1 0.05 0.15 0.002 0.006

b0.30 0.50 0.012 0.019

b2 0.76 0.89 0.030 0.035

c0.08 0.20 0.003 0.008

D2.80 3.04 0.110 0.119

E2.10 2.64 0.082 0.103

E1 1.20 1.40 0.047 0.055

e1.92 BSC 0.075 BSC

e1 0.20 BSC 0.008 BSC

L0.4 0.6 0.016 0.024

L1 0.54 REF 0.021 REF

# per tape

and reel

3000 pieces

Controlling dimension: millimeters

Mechanical Package Diagrams

TOP VIEW

E1 E

SIDE VIEW

END VIEW

06/30/05 430 N. McCarthy Blvd., Milpitas, CA 95035-5112 ●Tel: 408.263.3214 ●Fax: 408.263.7846 ●www.calmicro.com 9

CM1215

PRELIMINARY

Mechanical Details (cont’d)

SOT23-5 Mechanical Specifications

CM1215-02ST/SO devices are supplied in 5-pin

SOT23 packages. Dimensions are presented below.

For complete information on the SOT23-5 package,

see the California Micro Devices SOT23 Package

Information document.

Package Dimensions for SOT23-5.

PACKAGE DIMENSIONS

Package SOT23-5 (JEDEC name is MO-178)

Pins 5

Dimensions Millimeters Inches

Min Max Min Max

A-- 1.45 -- 0.0571

A1 0.00 0.15 0.0000 0.0059

b0.30 0.50 0.0118 0.0197

c0.08 0.22 0.0031 0.0087

D2.75 3.05 0.1083 0.1201

E2.60 3.00 0.1024 0.1181

E1 1.45 1.75 0.0571 0.0689

e0.95 BSC 0.0374 BSC

e1 1.90 BSC 0.0748 BSC

L0.30 0.60 0.0118 0.0236

L1 0.60 REF 0.0236 REF

# per tape

and reel

3000 pieces

Controlling dimension: millimeters

Mechanical Package Diagrams

TOP VIEW

e1 e

E1 E

SIDE VIEW

END VIEW

12 3

10 430 N. McCarthy Blvd., Milpitas, CA 95035-5112 ●Tel: 408.263.3214 ●Fax: 408.263.7846 ●www.calmicro.com 06/30/05

CM1215

PRELIMINARY

Mechanical Details (cont’d)

SOT23-6 Mechanical Specifications

CM1215-04ST/SO devices are supplied in 6-pin

SOT23 packages. Dimensions are presented below.

For complete information on the SOT23-6 package,

see the California Micro Devices SOT23 Package

Information document.

Package Dimensions for SOT23-6.

PACKAGE DIMENSIONS

Package SOT23-6 (JEDEC name is MO-178)

Pins 6

Dimensions Millimeters Inches

Min Max Min Max

A-- 1.45 -- 0.0571

A1 0.00 0.15 0.0000 0.0059

b0.30 0.50 0.0118 0.0197

c0.08 0.22 0.0031 0.0087

D2.75 3.05 0.1083 0.1201

E2.60 3.00 0.1024 0.1181

E1 1.45 1.75 0.0571 0.0689

e0.95 BSC 0.0374 BSC

e1 1.90 BSC 0.0748 BSC

L0.30 0.60 0.0118 0.0236

L1 0.60 REF 0.0236 REF

# per tape

and reel

3000 pieces

Controlling dimension: millimeters

Mechanical Package Diagrams

TOP VIEW

12 3

65 4

e1 e

E1 E

SIDE VIEW

END VIEW

Pin 1

Marking