© Semiconductor Components Industries, LLC, 2009
October, 2009 − Rev. 6
1Publication Order Number:
1SMC5.0AT3/D
1SMC5.0AT3 Series
1500 Watt Peak Power
Zener Transient Voltage
Suppressors
Unidirectional*
The SMC series is designed to protect voltage sensitive
components from high voltage, high energy transients. They have
excellent clamping capability, high surge capability, low zener
impedance and fast response time. The SMC series is supplied in
ON Semiconductor’s exclusive, cost-effective, highly reliable
Surmetict package and is ideally suited for use in communication
systems, automotive, numerical controls, process controls, medical
equipment, business machines, power supplies and many other
industrial/consumer applications.
Features
•Working Peak Reverse Voltage Range − 5.0 V to 78 V
•Standard Zener Breakdown Voltage Range − 6.7 V to 91.25 V
•Peak Power − 1500 W @ 1 ms
•ESD Rating of Class 3 (>16 KV) per Human Body Model
•Maximum Clamp Voltage @ Peak Pulse Current
•Low Leakage < 5 mA Above 10 V
•UL 497B for Isolated Loop Circuit Protection
•Maximum Temperature Coefficient Specified
•Response Time is Typically < 1 ns
•Pb−Free Packages are Available
Mechanical Characteristics:
CASE: Void-free, transfer-molded, thermosetting plastic
FINISH: All external surfaces are corrosion resistant and leads are
readily solderable
MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:
260°C for 10 Seconds
LEADS: Modified L−Bend providing more contact area to bond pads
POLARITY: Cathode indicated by molded polarity notch
MOUNTING POSITION: Any
PLASTIC SURFACE MOUNT
ZENER TRANSIENT
VOLTAGE SUPPRESSORS
5.0−78 VOLTS
1500 WATT PEAK POWER
Device Package Shipping†
ORDERING INFORMATION
1SMCxxxAT3 SMC 2500/Tape & Reel
SMC
CASE 403
PLASTIC
Cathode Anode
MARKING DIAGRAM
AYWW
Gxx G
G
1SMCxxxAT3G SMC
(Pb−Free)
2500/Tape & Reel
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
See specific marking information in the device marking
column of the Electrical Characteristics table on page 3 of
this data sheet.
DEVICE MARKING INFORMATION
Bidirectional devices will not be available in this series.
A = Assembly Location
Y = Year
WW = Work Week
Gxx = Device Code (Refer to page 3)
G= Pb−Free Package
(Note: Microdot may be in either location)
http://onsemi.com
1SMC5.0AT3 Series
http://onsemi.com
2
MAXIMUM RATINGS
Rating Symbol Value Unit
Peak Power Dissipation (Note 1) @ TL = 25°C, Pulse Width = 1 ms PPK 1500 W
DC Power Dissipation @ TL = 75°C
Measured Zero Lead Length (Note 2)
Derate Above 75°C
Thermal Resistance from Junction−to−Lead
PD
RqJL
4.0
54.6
18.3
W
mW/°C
°C/W
DC Power Dissipation (Note 3) @ TA = 25°C
Derate Above 25°C
Thermal Resistance from Junction−to−Ambient
PD
RqJA
0.75
6.1
165
W
mW/°C
°C/W
Forward Surge Current (Note 4) @ TA = 25°C IFSM 200 A
Operating and Storage Temperature Range TJ, Tstg −65 to +150 °C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. 10 x 1000 ms, non−repetitive.
2. 1 in square copper pad, FR−4 board.
3. FR−4 board, using ON Semiconductor minimum recommended footprint, as shown in 403 case outline dimensions spec.
4. 1/2 sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute maximum.
ELECTRICAL CHARACTERISTICS (TA = 25°C unless
otherwise noted, VF = 3.5 V Max @ IF = 100 A) (Note 5)
Symbol Parameter
IPP Maximum Reverse Peak Pulse Current
VCClamping Voltage @ IPP
VRWM Working Peak Reverse Voltage
IRMaximum Reverse Leakage Current @ VRWM
VBR Breakdown Voltage @ IT
ITTest Current
IFForward Current
VFForward Voltage @ IF
5. 1/2 sine wave or equivalent, PW = 8.3 ms non−repetitive duty
cycle
Uni−Directional TVS
IPP
IF
V
I
IR
IT
VRWM
VCVBR
VF
1SMC5.0AT3 Series
http://onsemi.com
3
ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise noted)
Device*
Device
Marking
VRWM
(Note 6) IR @ VRWM
Breakdown Voltage VC @ IPP (Note 8)
VBR V (Note 7) @ ITVCIPP
VmAMin Nom Max mA V A
1SMC5.0AT3, G
1SMC6.0AT3, G
1SMC6.5AT3, G
1SMC7.0AT3, G
GDE
GDG
GDK
GDM
5.0
6.0
6.5
7.0
1000
1000
500
200
6.4
6.67
7.22
7.78
6.7
7.02
7.6
8.19
7.0
7.37
7.98
8.6
10
10
10
10
9.2
10.3
11.2
12
163
145.6
133.9
125
1SMC7.5AT3, G
1SMC8.0AT3, G
1SMC8.5AT3, G
1SMC9.0AT3, G
GDP
GDR
GDT
GDV
7.5
8.0
8.5
9.0
100
50
25
10
8.33
8.89
9.44
10
8.77
9.36
9.92
10.55
9.21
9.83
10.4
11.1
1
1
1
1
12.9
13.6
14.4
15.4
116.3
110.3
104.2
97.4
1SMC10AT3, G
1SMC12AT3, G
1SMC13AT3, G
GDX
GEE
GEG
10
12
13
5
5
5
11.1
13.3
14.4
11.7
14
15.15
12.3
14.7
15.9
1
1
1
17
19.9
21.5
88.2
75.3
69.7
1SMC14AT3, G
1SMC15AT3, G
1SMC16AT3, G
1SMC17AT3, G
GEK
GEM
GEP
GER
14
15
16
17
5
5
5
5
15.6
16.7
17.8
18.9
16.4
17.6
18.75
19.9
17.2
18.5
19.7
20.9
1
1
1
1
23.2
24.4
26
27.6
64.7
61.5
57.7
53.3
1SMC18AT3, G
1SMC20AT3, G
1SMC22AT3, G
1SMC24AT3, G
GET
GEV
GEX
GEZ
18
20
22
24
5
5
5
5
20
22.2
24.4
26.7
21.05
23.35
25.65
28.1
22.1
24.5
26.9
29.5
1
1
1
1
29.2
32.4
35.5
38.9
51.4
46.3
42.2
38.6
1SMC26AT3, G
1SMC28AT3, G
1SMC30AT3, G
1SMC33AT3, G
GFE
GFG
GFK
GFM
26
28
30
33
5
5
5
5
28.9
31.1
33.3
36.7
30.4
32.75
35.05
38.65
31.9
34.4
36.8
40.6
1
1
1
1
42.1
45.4
48.4
53.3
35.6
33
31
28.1
1SMC36AT3, G
1SMC40AT3, G
1SMC43AT3, G
1SMC45AT3
GFP
GFR
GFT
GFV
36
40
43
45
5
5
5
5
40
44.4
47.8
50
42.1
46.75
50.3
52.65
44.2
49.1
52.8
55.3
1
1
1
1
58.1
64.5
69.4
72.2
25.8
32.2
21.6
20.6
1SMC48AT3, G
1SMC51AT3, G
1SMC54AT3, G
1SMC58AT3, G
GFX
GFZ
GGE
GGG
48
51
54
58
5
5
5
5
53.3
56.7
60
64.4
56.1
59.7
63.15
67.8
58.9
62.7
66.3
71.2
1
1
1
1
77.4
82.4
87.1
93.6
19.4
18.2
17.2
16
1SMC60AT3, G
1SMC64AT3, G
1SMC70AT3, G
1SMC75AT3, G
1SMC78AT3, G
GGK
GGM
GGP
GGR
GGT
60
64
70
75
78
5
5
5
5
5
66.7
71.1
77.8
83.3
86.7
70.2
74.85
81.9
87.7
91.25
73.7
78.6
86
92.1
95.8
1
1
1
1
1
96.8
103
113
121
126
15.5
14.6
13.3
12.4
11.4
6. A transient suppressor is normally selected according to the maximum working peak reverse voltage (VRWM), which should be equal to or
greater than the DC or continuous peak operating voltage level.
7. VBR measured at pulse test current IT at an ambient temperature of 25°C.
8. Surge current waveform per Figure 2 and derate per Figure 3 of the General Data − 1500 Watt at the beginning of this group.
*The “G’’ suffix indicates Pb−Free package available.
1SMC5.0AT3 Series
http://onsemi.com
4
NONREPETITIVE
PULSE WAVEFORM
SHOWN IN FIGURE 2
tP
, PULSE WIDTH
1
10
100
0.1 ms1 ms10 ms 100 ms1 ms 10 ms
Figure 1. Pulse Rating Curve
01234
0
50
100
t, TIME (ms)
VALUE (%)
HALF VALUE - IPP
2
PEAK VALUE - IPP
Figure 2. Pulse Waveform
Figure 3. Pulse Derating Curve
PEAK PULSE DERATING IN % OF
PEAK POWER OR CURRENT @ T
A= 25 C°
100
80
60
40
20
00 25 50 75 100 125 150
TA, AMBIENT TEMPERATURE (°C)
120
140
160
tP
PULSE WIDTH (tP) IS DEFINED
AS THAT POINT WHERE THE PEAK
CURRENT DECAYS TO 50%
OF IPP
.
DVBR, INSTANTANEOUS INCREASE IN VBR ABOVE VBR (NOM) (VOLTS)
0.3 0.5 0.7 1 2 3 5 7 10 20 30
1000
500
200
100
50
1
2
5
10
20
TL=25°C
tP=10ms
VBR(NOM)=6.8TO13V
20V
24V 43V
75V
120V
180V
Figure 4. Dynamic Impedance
Ppk, PEAK POWER (kW)
tr≤ 10 ms
IT
, TEST CURRENT (AMPS)
UL RECOGNITION
The entire series has Underwriters Laboratory
Recognition for the classification of protectors (QVGQ2)
under the UL standard for safety 497B and File #E210057.
Many competitors only have one or two devices recognized
or have recognition in a non-protective category. Some
competitors have no recognition at all. With the UL497B
recognition, our parts successfully passed several tests
including Strike Voltage Breakdown test, Endurance
Conditioning, Temperature test, Dielectric Voltage-Withstand
test, Discharge test and several more.
Whereas, some competitors have only passed a
flammability test for the package material, we have been
recognized for much more to be included in their Protector
category.
1SMC5.0AT3 Series
http://onsemi.com
5
APPLICATION NOTES
RESPONSE TIME
In most applications, the transient suppressor device is
placed in parallel with the equipment or component to be
protected. In this situation, there is a time delay associated
with the capacitance of the device and an overshoot
condition associated with the inductance of the device and
the inductance of the connection method. The capacitive
effect is of minor importance in the parallel protection
scheme because it only produces a time delay in the
transition from the operating voltage to the clamp voltage as
shown in Figure 5.
The inductive effects in the device are due to actual
turn-on time (time required for the device to go from zero
current to full current) and lead inductance. This inductive
effect produces an overshoot in the voltage across the
equipment or component being protected as shown in
Figure 6. Minimizing this overshoot is very important in the
application, since the main purpose for adding a transient
suppressor is to clamp voltage spikes. The SMC series have
a very good response time, typically < 1 ns and negligible
inductance. However, external inductive effects could
produce unacceptable overshoot. Proper circuit layout,
minimum lead lengths and placing the suppressor device as
close as possible to the equipment or components to be
protected will minimize this overshoot.
Some input impedance represented by Zin is essential to
prevent overstress of the protection device. This impedance
should be as high as possible, without restricting the circuit
operation.
DUTY CYCLE DERATING
The data of Figure 1 applies for non-repetitive conditions
and at a lead temperature of 25°C. If the duty cycle increases,
the peak power must be reduced as indicated by the curves
of Figure 7. Average power must be derated as the lead or
ambient temperature rises above 25°C. The average power
derating curve normally given on data sheets may be
normalized and used for this purpose.
At first glance the derating curves of Figure 7 appear to be
in error as the 10 ms pulse has a higher derating factor than
the 10 ms pulse. However, when the derating factor for a
given pulse of Figure 7 is multiplied by the peak power value
of Figure 1 for the same pulse, the results follow the
expected trend.
1SMC5.0AT3 Series
http://onsemi.com
6
VL
V
Vin
Vin (TRANSIENT)
VL
td
V
Vin (TRANSIENT)
OVERSHOOT DUE TO
INDUCTIVE EFFECTS
tD = TIME DELAY DUE TO CAPACITIVE EFFECT
t t
Figure 5. Figure 6.
Figure 7. Typical Derating Factor for Duty Cycle
DERATING FACTOR
1 ms
10 ms
1
0.7
0.5
0.3
0.05
0.1
0.2
0.01
0.02
0.03
0.07
100 ms
0.1 0.2 0.5 2 5 10 501 20 100
D, DUTY CYCLE (%)
PULSE WIDTH
10 ms
TYPICAL PROTECTION CIRCUIT
Vin VL
Zin
LOAD
1SMC5.0AT3 Series
http://onsemi.com
7
PACKAGE DIMENSIONS
SMC
CASE 403−03
ISSUE E
DIM
A
MIN NOM MAX MIN
MILLIMETERS
1.90 2.13 2.41 0.075
INCHES
A1 0.05 0.10 0.15 0.002
b2.92 3.00 3.07 0.115
c0.15 0.23 0.30 0.006
D5.59 5.84 6.10 0.220
E6.60 6.86 7.11 0.260
L0.76 1.02 1.27 0.030
0.084 0.095
0.004 0.006
0.118 0.121
0.009 0.012
0.230 0.240
0.270 0.280
0.040 0.050
NOM MAX
7.75 7.94 8.13 0.305 0.313 0.320
HE
E
bD
c
L1L A1
A
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. D DIMENSION SHALL BE MEASURED WITHIN DIMENSION P.
4. 403-01 THRU -02 OBSOLETE, NEW STANDARD 403-03.
HE
0.020 REF
0.51 REF
L1
4.343
0.171
3.810
0.150
2.794
0.110 ǒmm
inchesǓ
SCALE 4:1
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
SOLDERING FOOTPRINT*
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
1SMC5.0AT3/D
SURMETIC is a trademark of Semiconductor Components Industries, LLC.
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your loca
l
Sales Representative