LMC7111
www.ti.com
SNOS753E AUGUST 1999REVISED MARCH 2013
LMC7111 Tiny CMOS Operational Amplifier with Rail-to-Rail Input and Output
Check for Samples: LMC7111
1FEATURES DESCRIPTION
The LMC7111 is a micropower CMOS operational
2 Tiny 5-Pin SOT-23 Package Saves Space amplifier available in the space saving SOT-23
Very Wide Common Mode Input Range package. This makes the LMC7111 ideal for space
Specified at 2.7V, 5V, and 10V and weight critical designs. The wide common-mode
input range makes it easy to design battery
Typical Supply Current 25 μA at 5V monitoring circuits which sense signals above the V+
50 kHz Gain-Bandwidth at 5V supply. The main benefits of the Tiny package are
Similar to Popular LMC6462 most apparent in small portable electronic devices,
such as mobile phones, pagers, and portable
Output to Within 20 mV of Supply Rail at 100k computers. The tiny amplifiers can be placed on a
Load board where they are needed, simplifying board
Good Capacitive Load Drive layout.
APPLICATIONS
Mobile Communications
Portable Computing
Current Sensing for Battery Chargers
Voltage Reference Buffering
Sensor Interface
Stable Bias for GaAs RF Amps
Connection Diagram
Figure 1. 8-Pin PDIP Figure 2. 5-Pin SOT-23
Top View Top View
Figure 3. Actual Size
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 1999–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
LMC7111
SNOS753E AUGUST 1999REVISED MARCH 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings (1)(2)
ESD Tolerance (3) SOT-23 Package 2000V
PDIP Package 1500V
Differential Input Voltage ±Supply Voltage
Voltage at Input/Output Pin (V+) + 0.3V, (V)0.3V
Supply Voltage (V+V) 11V
Current at Input Pin ±5 mA
Current at Output Pin (4) ±30 mA
Current at Power Supply Pin 30 mA
Lead Temp. (Soldering, 10 sec.) 260°C
Storage Temperature Range 65°C to +150°C
Junction Temperature (5) 150°C
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test
conditions, see the Electrical Characteristics.
(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
(3) Human Body Model is 1.5 kΩin series with 100 pF.
(4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in
exceeding the maximum allowed junction temperature at 150°C.
(5) The maximum power dissipation is a function of TJ(MAX),θJA and TA. The maximum allowable power dissipation at any ambient
temperature is PD= (TJ(MAX) TA)/θJA. All numbers apply for packages soldered directly into a PC board.
Operating Ratings (1)
Supply Voltage 2.5V V+11V
Junction Temperature Range LMC7111AI, LMC7111BI 40°C TJ+85°C
Thermal Resistance (θJA) 8-Pin PDIP 115°C/W
5-Pin SOT-23 325°C/W
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is intended to be functional, but specific performance is not specified. For ensured specifications and the test
conditions, see the Electrical Characteristics.
2.7V DC Electrical Characteristics
Unless otherwise specified, all limits specified for TJ= 25°C, V+= 2.7V, V= 0V, VCM = VO= V+/2 and RL> 1 MΩ.Boldface
limits apply at the temperature extremes.
Symbol Parameter Conditions LMC7111AI LMC7111BI Units
Typ (1) Limit(2) Limit(2)
VOS Input Offset Voltage V+= 2.7V 0.9 3 7 mV
5 9 max
TCVOS Input Offset Voltage 2.0 μV/°C
Average Drift
IBInput Bias Current See (3) 0.1 1 1 pA
20 20 max
IOS Input Offset Current See (3) 0.01 0.5 0.5 pA
10 10 max
RIN Input Resistance >10 Tera Ω
+PSRR Positive Power Supply 2.7V V+5.0V, 60 55 55 dB
Rejection Ratio V= 0V, VO= 2.5V 50 50 min
PSRR Negative Power Supply 2.7V V≤−5.0V, 60 55 55 dB
Rejection Ratio V= 0V, VO= 2.5V 50 50 min
(1) Typical Values represent the most likely parametric norm.
(2) All limits are specified by testing or statistical analysis.
(3) Bias Current specified by design and processing.
2Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LMC7111
LMC7111
www.ti.com
SNOS753E AUGUST 1999REVISED MARCH 2013
2.7V DC Electrical Characteristics (continued)
Unless otherwise specified, all limits specified for TJ= 25°C, V+= 2.7V, V= 0V, VCM = VO= V+/2 and RL> 1 MΩ.Boldface
limits apply at the temperature extremes.
Symbol Parameter Conditions LMC7111AI LMC7111BI Units
Typ (1) Limit(2) Limit(2)
VCM Input Common-Mode V+= 2.7V 0.10 0.0 0.0 V
Voltage Range For CMRR 50 dB 0.40 0.40 min
2.8 2.7 2.7 V
2.25 2.25 max
CIN Common-Mode Input 3 pF
Capacitance
VOOutput Swing V+= 2.7V 2.69 2.68 2.68 V
RL= 100 kΩ2.4 2.4 min
0.01 0.02 0.02 V
0.08 0.08 max
V+= 2.7V 2.65 2.6 2.6 V
RL= 10 kΩ2.4 2.4 min
0.03 0.1 0.1 V
0.3 0.3 max
ISC Output Short Circuit Current Sourcing, VO= 0V 7 1 1 mA
0.7 0.7 min
Sinking, VO= 2.7V 7 1 1 mA
0.7 0.7 min
AVOL Voltage Gain Sourcing 400 V/mv
min
Sinking 150 V/mv
min
ISSupply Current V+= +2.7V, 20 45 50 μA
VO= V+/2 60 65 max
2.7V AC Electrical Characteristics
Unless otherwise specified, all limits specified for TJ= 25°C, V+= 2.7V, V= 0V, VCM = VO= V+/2 and RL> 1 MΩ.Boldface
limits apply at the temperature extremes.
Symbol Parameter Conditions LMC7111AI LMC7111BI Units
Typ (1) Limit (2) Limit(2)
SR Slew Rate See (3) 0.015 V/μs
GBW Gain-Bandwidth Product 40 kHz
(1) Typical Values represent the most likely parametric norm.
(2) All limits are specified by testing or statistical analysis.
(3) Connected as Voltage Follower with 1.0V step input. Number specified is the slower of the positive and negative slew rates. Input
referred, V+= 2.7V and RL= 100 kΩconnected to 1.35V. Amp excited with 1 kHz to produce VO= 1 VPP.
3V DC Electrical Characteristics
Unless otherwise specified, all limits specified for TJ= 25°C, V+= 3V, V= 0V, VCM = VO= V+/2 and RL> 1 MΩ.Boldface
limits apply at the temperature extremes.
Symbol Parameter Conditions LMC7111AI LMC7111BI Units
Typ (1) Limit(2) Limit(2)
VCM Input Common-Mode V+= 3V 0.25 0.0 0.0 V
Voltage Range For CMRR 50 dB min
3.2 3.0 3.0 V
2.8 2.8 max
(1) Typical Values represent the most likely parametric norm.
(2) All limits are specified by testing or statistical analysis.
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LMC7111
LMC7111
SNOS753E AUGUST 1999REVISED MARCH 2013
www.ti.com
3.3V DC Electrical Characteristics
Unless otherwise specified, all limits specified for TJ= 25°C, V+= 3.3V, V= 0V, VCM = VO= V+/2 and RL> 1 MΩ.Boldface
limits apply at the temperature extremes.
Symbol Parameter Conditions LMC7111AI LMC7111BI Units
Typ(1) Limit (2) Limit (2)
VCM Input Common-Mode V+= 3.3V 0.25 0.1 0.1 V
Voltage Range For CMRR 50 dB 0.00 0.00 min
3.5 3.4 3.4 V
3.2 3.2 max
(1) Typical Values represent the most likely parametric norm.
(2) All limits are specified by testing or statistical analysis.
5V DC Electrical Characteristics
Unless otherwise specified, all limits specified for TJ= 25°C, V+= 5V, V= 0V, VCM = VO= V+/2 and RL> 1 MΩ.Boldface
limits apply at the temperature extremes.
Symbol Parameter Conditions LMC7111AI LMC7111BI Units
Typ (1) Limit(2) Limit(2)
VOS Input Offset Voltage V+= 5V 0.9 mV
max
TCVOS Input Offset Voltage 2.0 μV/°C
Average Drift
IBInput Bias Current See(3) 0.1 1 1 pA
20 20 max
IOS Input Offset Current See (3) 0.01 0.5 0.5 pA
10 10 max
RIN Input Resistance >10 Tera Ω
CMRR Common Mode 0V VCM 5V 85 70 60 dB
Rejection Ratio min
+PSRR Positive Power Supply 5V V+10V, 85 70 60 dB
Rejection Ratio V= 0V, VO= 2.5V min
PSRR Negative Power Supply 5V V≤−10V, 85 70 60 dB
Rejection Ratio V= 0V, VO=2.5V min
VCM Input Common-Mode V+= 5V 0.3 0.20 0.20 V
Voltage Range For CMRR 50 dB 0.00 0.00 min
5.25 5.20 5.20 V
5.00 5.00 max
CIN Common-Mode Input 3 pF
Capacitance
VOOutput Swing V+= 5V 4.99 4.98 4.98 Vmin
RL= 100 kΩ0.01 0.02 0.02 Vmax
V+= 5V 4.98 4.9 4.9 Vmin
RL= 10 kΩ0.02 0.1 0.1 Vmin
ISC Output Short Circuit Current Sourcing, VO= 0V 7 5 5 mA
3.5 3.5 min
Sinking, VO= 3V 7 5 5 mA
3.5 3.5 min
AVOL Voltage Gain Sourcing 500 V/mv
min
Sinking 200 V/mv
min
ISSupply Current V+= +5V, 25 μA
VO= V+/2 max
(1) Typical Values represent the most likely parametric norm.
(2) All limits are specified by testing or statistical analysis.
(3) Bias Current specified by design and processing.
4Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LMC7111
LMC7111
www.ti.com
SNOS753E AUGUST 1999REVISED MARCH 2013
5V AC Electrical Characteristics
Unless otherwise specified, all limits specified for TJ= 25°C, V+= 5V, V= 0V, VCM = VO= V+/2 and RL> 1 MΩ.Boldface
limits apply at the temperature extremes.
Symbol Parameter Conditions LMC7111AI LMC7111BI Units
Typ (1) Limit(2) Limit(2)
SR Slew Rate Positive Going Slew Rate(3) 0.027 0.015 0.010 V/μs
GBW Gain-Bandwidth Product 50 kHz
(1) Typical Values represent the most likely parametric norm.
(2) All limits are specified by testing or statistical analysis.
(3) Connected as Voltage Follower with 1.0V step input. Number specified is the slower of the positive slew rate. The negative slew rate is
faster. Input referred, V+= 5V and RL= 100 kΩconnected to 1.5V. Amp excited with 1 kHz to produce VO= 1 VPP.
10V DC Electrical Characteristics
Unless otherwise specified, all limits specified for TJ= 25°C, V+= 10V, V= 0V, VCM = VO= V+/2 and RL> 1 MΩ.Boldface
limits apply at the temperature extremes.
Symbol Parameter Conditions LMC7111AI LMC7111BI Units
Typ (1) Limit (2) Limit(2)
VOS Input Offset Voltage V+= 10V 0.9 3 7 mV
5 9 max
TCVOS Input Offset Voltage 2.0 μV/°C
Average Drift
IBInput Bias Current 0.1 1 1 pA
20 20 max
IOS Input Offset Current 0.01 0.5 0.5 pA
10 10 max
RIN Input Resistance >10 Tera Ω
+PSRR Positive Power Supply 5V V+10V, 80 dB
Rejection Ratio V= 0V, VO= 2.5V min
PSRR Negative Power Supply 5V V≤−10V, 80 dB
Rejection Ratio V= 0V, VO= 2.5V min
VCM Input Common-Mode V+= 10V 0.2 0.15 0.15 V
Voltage Range For CMRR 50 dB 0.00 0.00 min
10.2 10.15 10.15 V
10.00 10.00 max
CIN Common-Mode Input 3 pF
Capacitance
ISC Output Short Circuit Current (3) Sourcing, VO= 0V 30 20 20 mA
7 7 min
Sinking, VO= 10V 30 20 20 mA
7 7 min
AVOL Voltage Gain Sourcing 500 V/mv
100 kΩLoad min
Sinking 200 V/mv
min
ISSupply Current V+= +10V, 25 50 60 μA
VO= V+/2 65 75 max
VOOutput Swing V+= 10V 9.99 9.98 9.98 Vmin
RL= 100 kΩ0.01 0.02 0.02 Vmax
V+= 10V 9.98 9.9 9.9 Vmin
RL= 10 kΩ0.02 0.1 0.1 Vmin
(1) Typical Values represent the most likely parametric norm.
(2) All limits are specified by testing or statistical analysis.
(3) Bias Current specified by design and processing.
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: LMC7111
LMC7111
SNOS753E AUGUST 1999REVISED MARCH 2013
www.ti.com
10V AC Electrical Characteristics
Unless otherwise specified, all limits specified for TJ= 25°C, V+= 10V, V= 0V, VCM = VO= V+/2 and RL> 1 MΩ.Boldface
limits apply at the temperature extremes.
Symbol Parameter Conditions LMC7111AI LMC7111BI Units
Typ(1) Limit(2) Limit(2)
SR Slew Rate See (3) 0.03 V/μs
GBW Gain-Bandwidth Product 50 kHz
φmPhase Margin 50 deg
GmGain Margin 15 dB
Input-Referred f = 1 kHz 110 nV/ Hz
Voltage Noise VCM = 1V
Input-Referred f = 1 kHz 0.03 pA/Hz
Current Noise
(1) Typical Values represent the most likely parametric norm.
(2) All limits are specified by testing or statistical analysis.
(3) Connected as Voltage Follower with 1.0V step input. Number specified is the slower of the positive and negative slew rates. Input
referred, V+= 10V and RL= 100 kΩconnected to 5V. Amp excited with 1 kHz to produce VO= 2 VPP.
6Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LMC7111
LMC7111
www.ti.com
SNOS753E AUGUST 1999REVISED MARCH 2013
Typical Performance Characteristics
TA= 25°C unless specified, Single Supply
Supply Current Voltage Noise
vs. vs.
Supply Voltage Frequency
Figure 4. Figure 5.
2.7V Performance
Offset Voltage Sinking Output
vs. vs.
Common Mode Voltage @ 2.7V Output Voltage
Figure 6. Figure 7.
Sourcing Output Gain and Phase
vs. vs.
Output Voltage Capacitive Load @ 2.7V
Figure 8. Figure 9.
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: LMC7111
LMC7111
SNOS753E AUGUST 1999REVISED MARCH 2013
www.ti.com
2.7V Performance (continued)
Gain and Phase Gain and Phase
vs. vs.
Capacitive Load @ 2.7V Capacitive Load @ 2.7V
Figure 10. Figure 11.
3V Performance
Voltage Noise Output Voltage
vs. vs.
Common Mode Voltage @ 3V Input Voltage @ 3V
Figure 12. Figure 13.
Offset Voltage Sourcing Output
vs. vs.
Common Mode Voltage @ 3V Output Voltage
Figure 14. Figure 15.
8Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LMC7111
LMC7111
www.ti.com
SNOS753E AUGUST 1999REVISED MARCH 2013
3V Performance (continued)
Sinking Output Gain and Phase
vs. vs.
Output Voltage Capacitive Load @ 3V
Figure 16. Figure 17.
Gain and Phase Gain and Phase
vs. vs.
Capacitive Load @ 3V Capacitive Load @ 3V
Figure 18. Figure 19.
5V Performance
Voltage Noise Output Voltage
vs. vs.
Common Mode Voltage @ 5V Input Voltage @ 5V
Figure 20. Figure 21.
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: LMC7111
LMC7111
SNOS753E AUGUST 1999REVISED MARCH 2013
www.ti.com
5V Performance (continued)
Offset Voltage Sourcing Output
vs. vs.
Common Mode Voltage @ 5V Output Voltage
Figure 22. Figure 23.
Sinking Output Gain and Phase
vs. vs.
Output Voltage Capacitive Load @ 5V
Figure 24. Figure 25.
Gain and Phase Gain and Phase
vs. vs.
Capacitive Load @ 5V Capacitive Load @ 5V
Figure 26. Figure 27.
10 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LMC7111
LMC7111
www.ti.com
SNOS753E AUGUST 1999REVISED MARCH 2013
5V Performance (continued)
Non-Inverting Non-Inverting
Small Signal Pulse Response Small Signal Pulse Response
at 5V at 5V
Figure 28. Figure 29.
Non-Inverting Non-Inverting
Small Signal Pulse Response Large Signal Pulse Response
at 5V at 5V
Figure 30. Figure 31.
Non-Inverting Non-Inverting
Large Signal Pulse Response Large Signal Pulse Response
at 5V at 5V
Figure 32. Figure 33.
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: LMC7111
LMC7111
SNOS753E AUGUST 1999REVISED MARCH 2013
www.ti.com
5V Performance (continued)
Inverting Inverting
Small Signal Pulse Response Small Signal Pulse Response
at 5V at 5V
Figure 34. Figure 35.
Inverting Inverting
Small Signal Pulse Response Large Signal Pulse Response
at 5V at 5V
Figure 36. Figure 37.
Inverting Inverting
Large Signal Pulse Response Large Signal Pulse Response
at 5V at 5V
Figure 38. Figure 39.
12 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LMC7111
LMC7111
www.ti.com
SNOS753E AUGUST 1999REVISED MARCH 2013
10V Performance
Voltage Noise Output Voltage
vs. vs.
Common Mode Voltage @ 10V Input Voltage @ 10V
Figure 40. Figure 41.
Offset Voltage Sourcing Output
vs. vs.
Common Mode Voltage @ 10V Output Voltage
Figure 42. Figure 43.
Sinking Output Gain and Phase
vs. vs.
Output Voltage Capacitive Load @ 10V
Figure 44. Figure 45.
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Links: LMC7111
LMC7111
SNOS753E AUGUST 1999REVISED MARCH 2013
www.ti.com
10V Performance (continued)
Gain and Phase Gain and Phase
vs. vs.
Capacitive Load @ 10V Capacitive Load @ 10V
Figure 46. Figure 47.
Non-Inverting Non-Inverting
Small Signal Pulse Response Large Signal Pulse Response
at 10V at 10V
Figure 48. Figure 49.
Inverting Inverting
Small Signal Pulse Response Large Signal Pulse Response
at 10V at 10V
Figure 50. Figure 51.
14 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LMC7111
LMC7111
www.ti.com
SNOS753E AUGUST 1999REVISED MARCH 2013
APPLICATION INFORMATION
BENEFITS OF THE LMC7111 TINY AMP
Size
The small footprint of the SOT-23 packaged Tiny amp, (0.120 x 0.118 inches, 3.05 x 3.00 mm) saves space on
printed circuit boards, and enable the design of smaller electronic products. Because they are easier to carry,
many customers prefer smaller and lighter products.
Height
The height (0.056 inches, 1.43 mm) of the Tiny amp makes it possible to use it in PCMCIA type III cards.
Signal Integrity
Signals can pick up noise between the signal source and the amplifier. By using a physically smaller amplifier
package, the Tiny amp can be placed closer to the signal source, reducing noise pickup and increasing signal
integrity. The Tiny amp can also be placed next to the signal destination, such as a buffer for the reference of an
analog to digital converter.
Simplified Board Layout
The Tiny amp can simplify board layout in several ways. First, by placing an amp where amps are needed,
instead of routing signals to a dual or quad device, long pc traces may be avoided.
By using multiple Tiny amps instead of duals or quads, complex signal routing and possibly crosstalk can be
reduced.
DIPs available for prototyping
LMC7111 amplifiers packaged in conventional 8-pin dip packages can be used for prototyping and evaluation
without the need to use surface mounting in early project stages.
Low Supply Current
The typical 25 μA supply current of the LMC7111 extends battery life in portable applications, and may allow the
reduction of the size of batteries in some applications.
Wide Voltage Range
The LMC7111 is characterized at 2.7V, 3V, 3.3V, 5V and 10V. Performance data is provided at these popular
voltages. This wide voltage range makes the LMC7111 a good choice for devices where the voltage may vary
over the life of the batteries.
INPUT COMMON MODE VOLTAGE RANGE
The LMC7111 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage.
The absolute maximum input voltage is 300 mV beyond either rail at room temperature. Voltages greatly
exceeding this maximum rating can cause excessive current to flow in or out of the input pins, adversely affecting
reliability.
Applications that exceed this rating must externally limit the maximum input current to ±5 mA with an input
resistor as shown in Figure 52.
Figure 52. RIInput Current Protection for
Voltages Exceeding the Supply Voltage
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Links: LMC7111
LMC7111
SNOS753E AUGUST 1999REVISED MARCH 2013
www.ti.com
CAPACITIVE LOAD TOLERANCE
The LMC7111 can typically directly drive a 300 pF load with VS= 10V at unity gain without oscillating. The unity
gain follower is the most sensitive configuration. Direct capacitive loading reduces the phase margin of op-amps.
The combination of the op-amp's output impedance and the capacitive load induces phase lag. This results in
either an underdamped pulse response or oscillation.
Capacitive load compensation can be accomplished using resistive isolation as shown in Figure 53. This simple
technique is useful for isolating the capacitive input of multiplexers and A/D converters.
Figure 53. Resistive Isolation
of a 330 pF Capacitive Load
COMPENSATING FOR INPUT CAPACITANCE WHEN USING LARGE VALUE FEEDBACK
RESISTORS
When using very large value feedback resistors, (usually > 500 kΩ) the large feed back resistance can react with
the input capacitance due to transducers, photodiodes, and circuit board parasitics to reduce phase margins.
The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor
(as in Figure 54), Cfis first estimated by:
(1)
or R1CIN R2Cf(2)
which typically provides significant overcompensation.
Printed circuit board stray capacitance may be larger or smaller than that of a breadboard, so the actual optimum
value for CFmay be different. The values of CFshould be checked on the actual circuit. (Refer to the LMC660
quad CMOS amplifier data sheet for a more detailed discussion.)
Figure 54. Cancelling the Effect of Input Capacitance
OUTPUT SWING
The output of the LMC7111 will go to within 100 mV of either power supply rail for a 10 kΩload and to 20 mV of
the rail for a 100 kΩload. This makes the LMC7111 useful for driving transistors which are connected to the
same power supply. By going very close to the supply, the LMC7111 can turn the transistors all the way on or all
the way off.
16 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LMC7111
LMC7111
www.ti.com
SNOS753E AUGUST 1999REVISED MARCH 2013
BIASING GaAs RF AMPLIFIERS
The capacitive load capability, low current draw, and small size of the SOT-23 LMC7111 make it a good choice
for providing a stable negative bias to other integrated circuits.
The very small size of the LMC7111 and the LM4040 reference take up very little board space.
CFand Risolation prevent oscillations when driving capacitive loads.
Figure 55. Stable Negative Bias
REFERENCE BUFFER FOR A-TO-D CONVERTERS
The LMC7111 can be used as a voltage reference buffer for analog-to-digital converters. This works best for A-
to-D converters whose reference input is a static load, such as dual slope integrating A-to-Ds. Converters whose
reference input is a dynamic load (the reference current changes with time) may need a faster device, such as
the LMC7101 or the LMC7131.
The small size of the LMC7111 allows it to be placed close to the reference input. The low supply current (25 μA
typical) saves power.
For A-to-D reference inputs which require higher accuracy and lower offset voltage, please see the LMC6462
datasheet. The LMC6462 has performance similar to the LMC7111. The LMC6462 is available in two grades with
reduced input voltage offset.
DUAL AND QUAD DEVICES WITH SIMILAR PERFORMANCE
The LMC6462 and LMC6464 are dual and quad devices with performance similar to the LMC7111. They are
available in both conventional through-hole and surface mount packaging. Please see the LMC6462/4 datasheet
for details.
SPICE MACROMODEL
A SPICE macromodel is available for the LMC7111. This model includes simulation of:
Input common-mode voltage range
Frequency and transient response
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Links: LMC7111
LMC7111
SNOS753E AUGUST 1999REVISED MARCH 2013
www.ti.com
Quiescent and dynamic supply current
Output swing dependence on loading conditions and many more characteristics as listed on the macro model
disk. Visit the LMC7111 product page on http://www.ti.com for the spice model.
ADDITIONAL SOT-23 TINY DEVICES
Additional parts are available in the space saving SOT-23 Tiny package, including amplifiers, voltage references,
and voltage regulators. These devices include—
LMC7101 1 MHz gain-bandwidth rail-to-rail input and output amplifier—high input impedance and high gain, 700
μA typical current 2.7V, 3V, 5V and 15V specifications.
LM7131 Tiny Video amp with 70 MHz gain bandwidth. Specified at 3V, 5V and ± 5V supplies.
LMC7211 Comparator in a tiny package with rail-to-rail input and push-pull output. Typical supply current of 7
μA. Typical propagation delay of 7 μs. Specified at 2.7V, 5V and 15V supplies.
LMC7221 Comparator with an open drain output for use in mixed voltage systems. Similar to the LMC7211,
except the output can be used with a pull-up resistor to a voltage different than the supply voltage.
LP2980 Micropower SOT 50 mA Ultra Low-Dropout Regulator.
LM4040 Precision micropower shunt voltage reference. Fixed voltages of 2.5000V, 4.096V, 5.000V, 8.192V and
10.000V.
LM4041 Precision micropower shunt voltage reference 1.225V and adjustable.
Visit http://www.ti.com for more information.
18 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LMC7111
LMC7111
www.ti.com
SNOS753E AUGUST 1999REVISED MARCH 2013
REVISION HISTORY
Changes from Revision D (March 2013) to Revision E Page
Changed layout of National Data Sheet to TI format .......................................................................................................... 18
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 19
Product Folder Links: LMC7111
PACKAGE OPTION ADDENDUM
www.ti.com 7-Feb-2021
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead finish/
Ball material
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
LMC7111BIM5 NRND SOT-23 DBV 5 1000 Non-RoHS
& Green Call TI Call TI -40 to 85 A01B
LMC7111BIM5/NOPB ACTIVE SOT-23 DBV 5 1000 RoHS & Green SN Level-1-260C-UNLIM -40 to 85 A01B
LMC7111BIM5X NRND SOT-23 DBV 5 3000 Non-RoHS
& Green Call TI Call TI -40 to 85 A01B
LMC7111BIM5X/NOPB ACTIVE SOT-23 DBV 5 3000 RoHS & Green SN Level-1-260C-UNLIM -40 to 85 A01B
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
PACKAGE OPTION ADDENDUM
www.ti.com 7-Feb-2021
Addendum-Page 2
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
LMC7111BIM5 SOT-23 DBV 5 1000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3
LMC7111BIM5/NOPB SOT-23 DBV 5 1000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3
LMC7111BIM5X SOT-23 DBV 5 3000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3
LMC7111BIM5X/NOPB SOT-23 DBV 5 3000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3
PACKAGE MATERIALS INFORMATION
www.ti.com 29-Sep-2019
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LMC7111BIM5 SOT-23 DBV 5 1000 210.0 185.0 35.0
LMC7111BIM5/NOPB SOT-23 DBV 5 1000 210.0 185.0 35.0
LMC7111BIM5X SOT-23 DBV 5 3000 210.0 185.0 35.0
LMC7111BIM5X/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 29-Sep-2019
Pack Materials-Page 2
www.ti.com
PACKAGE OUTLINE
C
0.22
0.08 TYP
0.25
3.0
2.6
2X 0.95
1.9
1.45
0.90
0.15
0.00 TYP
5X 0.5
0.3
0.6
0.3 TYP
8
0 TYP
1.9
A
3.05
2.75
B
1.75
1.45
(1.1)
SOT-23 - 1.45 mm max heightDBV0005A
SMALL OUTLINE TRANSISTOR
4214839/E 09/2019
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
0.2 C A B
1
34
5
2
INDEX AREA
PIN 1
GAGE PLANE
SEATING PLANE
0.1 C
SCALE 4.000
www.ti.com
EXAMPLE BOARD LAYOUT
0.07 MAX
ARROUND 0.07 MIN
ARROUND
5X (1.1)
5X (0.6)
(2.6)
(1.9)
2X (0.95)
(R0.05) TYP
4214839/E 09/2019
SOT-23 - 1.45 mm max heightDBV0005A
SMALL OUTLINE TRANSISTOR
NOTES: (continued)
5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
SYMM
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X
PKG
1
34
5
2
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
SOLDER MASK
DEFINED
EXPOSED METAL
METAL
SOLDER MASK
OPENING
NON SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK DETAILS
EXPOSED METAL
www.ti.com
EXAMPLE STENCIL DESIGN
(2.6)
(1.9)
2X(0.95)
5X (1.1)
5X (0.6)
(R0.05) TYP
SOT-23 - 1.45 mm max heightDBV0005A
SMALL OUTLINE TRANSISTOR
4214839/E 09/2019
NOTES: (continued)
7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
8. Board assembly site may have different recommendations for stencil design.
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X
SYMM
PKG
1
34
5
2
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party
intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,
costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available either
on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s
applicable warranties or warranty disclaimers for TI products.IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated