PIC18F2XK20/4XK20
DS41303G-page 450 2010 Microchip Technology Inc.
PIR1 (Peripheral Interrupt Request 1) .....................112
PIR2 (Peripheral Interrupt Request 2) .....................113
PSTRCON (Pulse Steering Control) ........................187
PWM1CON (Enhanced PWM Control) ....................186
RCON (Reset Control) .......................................52, 118
RCON (Reset cont rol) ...... .............. ............... ...........118
RCSTA (Receive Status and Control) ......................247
SLRCON (PORT Slew Rate Control) .......................138
SSPADD (MSS P Addr ess and Baud Rate,
SPI Mode) ........................................................203
SSPCON1 (MS SP Control 1, I2C Mode) .................205
SSPCON1 (MS SP Control 1, SPI Mode) .................195
SSPCON2 (MS SP Control 2, I2C Mode) .................206
SSPMSK (SSP Mas k) ...... ..................... ...................213
SSPSTAT (MSSP Status, SPI Mode) ..............194, 204
STATUS ..................................................................... 82
STKPTR (St a ck Poin ter) ..................... .............. .........67
T0CON (Timer0 Co n tr o l) ................... ........ ...............155
T1CON (Timer1 Co n tr o l) ................... ........ ...............159
T2CON (Timer2 Co n tr o l) ................... ........ ...............167
T3CON (Timer3 Co n tr o l) ................... ........ ...............169
TRISE (PORTE/PSP Control) ..................................134
TXSTA (Transmit Status and Control) .....................246
WDTCON (Watchdog Tim er Contro l) .......................309
RESET .............................................................................345
Reset St a te of Registers ........ ..................... ..................... ..58
Resets ........................................................................ 51, 299
Brown-out Reset (BOR) ...........................................299
Oscillator Start-up Timer (OST) .......... .....................299
Power-on Res e t (POR) .............. ..................... .........299
Power-up Timer (PWRT) ..... ............... .............. .......299
RETFIE ............................................................................346
RETLW .............................................................................346
RETURN ..........................................................................347
Return Ad d ress Stack ....... ............................ .....................66
Return Stack Pointe r (STKPTR) ............ ..................... .......67
Revision History ...............................................................441
RLCF ................................................................................347
RLNCF .............................................................................348
RRCF ...............................................................................348
RRNCF .............................................................................349
S
SCK ..................................................................................193
SDI ...................................................................................193
SDO .................................................................................193
SEC_IDLE Mode ................................ .... ......... .... .... .... .......47
SEC_RUN Mode ................................................................44
Serial Clock, SCK .............................................................193
Serial Data In (SDI) ..........................................................193
Serial Data Out (SDO) .....................................................193
Serial Peripheral Interface. See SPI Mode.
SETF ................................................................................ 349
Shoot-through Current .....................................................185
Single-Supply ICSP Programming.
Slave Select (SS) ............................................................. 193
Slave Select Synchronization ...........................................199
SLEEP ..............................................................................350
Sleep
OSC1 and OSC2 Pin States ............... .... .. .... .. .. ....... ..36
Sleep Mode . .......................................................................45
Slew Rate .........................................................................138
SLRCON Register ............................................................138
Softwa re Simulator ( MP L AB SIM) ........................... .........367
SPBRG .............................................................................249
SPBRGH .......................................................................... 249
Special Event Trigger ...................................................... 269
Special Event Trigger. See Compare (ECCP Mode).
Special Event Trigger. See Compare (ECCP Module).
Special Features of the CPU ........................................... 299
Special Function Registers ................................................ 77
Map .. .......... ............. .............. ............. ............. ........... 78
SPI Mode (MSS P)
Associated Registers ............................................... 201
Bus Mode Compatibility ..... ......................... ............. 201
Effects of a Reset .. .............. ............... ............... ...... 201
Enabling SPI I/O ...................................................... 197
Master Mode ............................................................ 198
Master/Slave Connection .................. .... .... .. ....... .... .. 197
Operation ................................................................. 196
Operation in Power Managed Modes ...................... 201
Serial Clock .............................................................. 193
Serial Data In ........................................................... 193
Serial Data Out ........................................................ 193
Slave Mode ............................................................ .. 199
Slave Select ........................... ..................... ............. 193
Slave Select Synchronization .................................. 199
SPI Clock ................................................................. 198
Typical Connection ......................... .... .... .. ......... .... .. 197
SS .................................................................................... 193
SSPADD Registe r .............. ............... ........ ............... ........ 203
SSPCON1 Register ................................................. 195, 205
SSPCON2 Register ......................................................... 206
SSPMSK Register ..................... ............... ..................... ..213
SSPOV ............................................................................225
SSPOV Status Flag ......................................................... 225
SSPSTAT Regi ster ... ............... ..................... ........... 194, 204
R/W Bit .... ...... .. ..... ...... ...... ...... . ...... ...... ...... ..... . 207 , 2 0 8
Stack Full/Underflow Resets .............................................. 68
Standard Instructions . . ..................................................... 315
STATUS Regi ster ..... ............... ..................... ..................... 82
STKPTR Register ..... ............... ..................... ............... ...... 67
SUBFSR .......................................................................... 361
SUBFWB ......................................................................... 350
SUBLW ............................................................................351
SUBULNK ........................................................................ 361
SUBWF ............................................................................ 351
SUBWFB ......................................................................... 352
SWAPF ............................................................................352
T
T0CON Registe r ...................... ............... ............... .......... 155
T1CON Registe r ...................... ............... ............... .......... 159
T2CON Registe r ...................... ............... ............... .......... 167
T3CON Registe r ...................... ............... ............... .......... 169
Table Pointer Operations (table) ........................................ 92
Table Reads/Table Writes ................................................. 68
TBLRD ............................................................................. 353
TBLWT ............................................................................. 354
Time - ou t in Vari o u s Si t u a ti o n s (tabl e ) .. .. .. ...... ...... . ...... .. ..... 55
Timer0 .............................................................................. 155
Associated Registers ............................................... 157
Operation ................................................................. 156
Overflow In terrupt ............ ..................... ................... 157
Prescaler ................................................................. 157
Prescaler Assignment (PSA Bit) .............................. 157
Presca le r Select (T0PS2 :T0 PS0 Bits) ..................... 157
Prescaler. See Prescaler, Timer0.
Reads and Writes in 16-Bit Mode ............................ 156
Source Edge Select (T0SE Bit) ............................... 156
Source Se lect (T0CS Bit) ........................ ................. 156
Switching Prescaler Assignment ............................. 157