W83194BR-63S
- 4 -
4.2 CPU, SDRAM, PCI ,AGP Clock Outputs
SYMBOL PIN I/O FUNCTION
CPUCLK[0:1] 47,46 OUT
Low skew (< 250ps) clock outputs for host
frequencies such as CPU, Chipset and Cache.
Powered by VddLCPU. Stopped if CPU_STOP# is
low.
CPUCS_C2 45 OUT
Low skew (< 250ps) clock outputs for host
frequencies such as CPU, Chipset and Cache.
Powered by VddLCPU. Stopped if CPU_STOP# is
low and Register7 bit7=0.
SDRAM [ 0:7],12 42,41,40,38,3
7,36,34,33 OUT SDRAM clock outputs.
SDRAM 8/PD# 31 OUT Pin21 &Mode=0, SDRAM clock outputs.
Pin21 &Mode=1, PD# input
SDRAM9/
SDRAM_STOP# 30 OUT
Pin21 &Mode=0, SDRAM clock outputs.
Pin21 &Mode=1, SDRAM_STOP# input
SDRAM 10/
PCI_STOP# 28 OUT
Pin21 &Mode=0, SDRAM clock outputs.
Pin21 &Mode=1, PCI_STOP# input
SDRAM 11/
CPU_STOP# 27 OUT
Pin21 &Mode=0, SDRAM clock outputs.
Pin21 &Mode=1, CPU_STOP# input
PCICLK0^/&FS1 8 I/O
Low skew (< 250ps) PCI clock outputs.
Latched input for FS1 at initial power up for H/W
selecting the output frequency of CPU, SDRAM and
PCI clocks.
PCICLK1^/&FS2 9 I/O
Low skew (< 250ps) PCI clock outputs.
Latched input for FS2 at initial power up for H/W
selecting the output frequency of CPU, SDRAM and
PCI clocks.
PCICLK [2:4]^
10,11,12 I/O
Low skew (< 250ps) PCI clock outputs.
Latched Input. SEL24_48&=0, Pin 21 is 24MHz;
SEL24_48&=1, Pin21 is 48MHz
PCICLK5/
RESET# 13 I/O
PCI clock during normal operation. (pin17
Mode1*=1)
If pin17 Mode1*=0, RESET# (open drain, 4ms low
active pulse when Watch Dog time out)
AGPCLK0/
SEL24#_48* 16 I/O
Low skew (< 250ps) AGP clock output.
Latched Input. SEL24#_48*=1, Pin 21 is 24MHz;
SEL24_48*=0, Pin21 is 48MHz
AGPCLK1/
Mode1*
17 OUT
AGP clock outputs
Latched Input. Mode1*=1, Pin 13 is PCICLK;
Mode1*=0, Pin2 is RESET#