UC1842 UC2842 UC3842 Current-Mode PWM Controller

DESCRIPTION

The UC1842 family of control ICs provides in an 8-Pin mini-DIP the necessary features to implement off-line, fixed-frequency current-mode control schemes with a minimal external parts count. This technique results in improved line regulation, enhanced load response characteristics, and a simpler, easier to design control loop. Topological advantages include inherent pulse-by-pulse current limiting.

Protection circuitry includes built-in undervoltage lock-out and current limiting. Other features include fully-latched operation, a 1% trimmed bandgap reference, and start-up current less than 1mA.

These devices feature a totem-pole output designed to source and sink high peak current from a capacitive load, such as the gate of a power MOSFET. Consistent with N-channel power devices, the output is low in the OFF-state.

FEATURES

Low start-up current (≤ 1mA)


Product Specification

- Automatic feed-forward compensation
- · Pulse-by-pulse current limiting
- Enhanced load response characteristics
- Undervoltage lock-out with hysteresis
- Double pulse suppression
- High current totem-pole output
- Internally-trimmed bandgap reference
- 400kHz operation, guaranteed min


APPLICATIONS

- Off-line switched mode power supplies
- DC-to-DC converters

PIN CONFIGURATIONS



BLOCK DIAGRAM



July 21, 1988

1051

853-0614 93932 Rev. 1

ORDERING INFORMATION

| DESCRIPTION | TEMPÉRATURÉ RANGÉ | NGÉ ORDÉR COD | | |
|-------------------|-------------------|---------------|--|--|
| 8-Pin Plastic DIP | 0 to +70°C | UC3842N | | |
| 14-Pin Plastic SO | 0 to +70°C | UC3842D | | |
| 8-Pin Plastic DIP | -40 to +85°C | UC2842N | | |
| 14-Pin Plastic SO | -40 to +85°C | UC2842D | | |
| 8-Pin Plastic DIP | -55 to +125°C | UC1842N | | |

ABSOLUTE MAXIMUM RATINGS¹

| SYMBOL | PARAMETER | RATING | UNIT |
|-------------------|--|-------------------------|---------------|
| Vcc | Supply voltage (I _{CC} < 30mA) | | Self-Limiting |
| V _{CC} | Supply voltage (low impedancé source) | 30 | Y |
| Тоит | Output current ^{2, 3} | Self-Limitin 30 ± 1 | Α |
| | Output énérgy (capacitive load) | 5 | μd |
| | Analog inputs (Pin 2, Pin 3) | -0.3 to 6.3 | ٧ |
| | Error amp output sink current | 10 | mA |
| PD | Power dissipation at $T_A \le 70^{\circ}C$ (derate 12.5m\(\mathbf{W}\)/\(^{\circ}C\) for $T_A > 70^{\circ}C$) ² | 1 | W |
| TSTG | Storage temperature range | -65°C to +150 | °C |
| T _{SOLD} | Lead temperature (soldering, 10sec max) | 300 | °C |

NOTES:

^{1.} All voltages are with respect to Pin 5; all currents are positive into the specified terminal.

2. See section in application note on "Power Disapation Calculation".

See sparameter is guaranted, but not 100% tested in production.

UC1842, UC2842, UC3842

DC AND AC ELECTRICAL CHARACTERISTICS (Unless otherwise stated, these specifications apply for $-55 \leqslant T_{J} \leqslant 125^{\circ}\text{C} \ \, \text{for UC1842/43; } -25 \leqslant T_{J} \leqslant 85^{\circ}\text{C} \ \, \text{for UC2842/43; } \\ 0 \leqslant T_{J} \leqslant 70^{\circ}\text{C} \ \, \text{for UC3842/43; } V_{\text{CC}} = 15^{4}; \ \, \text{R}_{\text{T}} = 10\text{k}\Omega; \ \, \text{C}_{\text{T}} = 3.3\text{nF.})$

| SYMBOL | PARAMETER | TEST CONDITIONS | UC1842 UC2842 | | | UC3842 | | | UNIT |
|--------------------|---|--|------------------|------|------|---|------|------|-------|
| | | | Min | Тур | Max | Min | Тур | Max | |
| Reference | e section | | | | | Comment | | | |
| Vout | Output voltage | $T_J = 25^{\circ}C, I_O = 1mA$ | 4.95 | 5.00 | 5.05 | 4.90 | 5.00 | 5.10 | V |
| | Line regulation | 12 ≤ V _{IN} ≤ 25V | | 6 | 20 | | 6 | 20 | mV |
| | Load regulation | 1 ≤ I _O ≤ 20mA | | 6 | 25 | | 6 | 25 | mV |
| | Temp. stability ¹ | | | 0.2 | 0.4 | | 0.2 | 0.4 | mV/°C |
| | Total output variation1 | Line, load, temp. | 4.90 | | 5.10 | 4.82 | | 5.18 | V |
| V _{NOISE} | Output noise voltage ¹ | 10Hz ≤ f ≤ 10kHz, T _J = 25°C | | 50 | | | 50 | | ۷μ |
| | Long-term stability ¹ | T _J = 125°C, 1000 Hrs. | | 5 | 25 | | 5 | 25 | mV |
| | Output short-circuit | T _J = 25°C | 30 | -100 | -130 | -30 | 100 | -130 | mA |
| | Output short-circuit | -55 < T _J ≤ 0°C | -30 | -100 | -180 | -30 | -100 | 180 | mA |
| Oscillator | section | | | | | | | | |
| | Initial accuracy | T _J = 25°C | 47 | 52 | 57 | 47 | 52 | 57 | kHz |
| | Voltage stability | 12 ≤ V _{CC} ≤ 25V | | 0.2 | 1 | | 0.2 | 1 | % |
| | Temp. stability ¹ | $T_{MIN} \le T_J \le T_{MAX}$ | | 5 | | | 5 | | % |
| | Amplitude | V _{PIN 4} peak-to-peak | | 1.7 | | | 1.7 | | V |
| Error am | p section | | | | | | | | |
| | Input voltage | V Pin 1 = 2.5V | 2.45 | 2.50 | 2.55 | 2.42 | 2.50 | 2.58 | ٧ |
| IBIAS | Input bias current | | | -0.3 | -1 | | -0.3 | -2 | μΑ |
| A _{VOL} | | 2 ≤ V _O ≤ 4V | 65 | 90 | | 65 | 90 | | dB |
| | Unity gain bandwidth ¹ | T _J = 25°C | 0.7 | 1 | | 0.7 | 1 | | MHz |
| | Unity gain bandwidth | $T_{MIN} < T_{J} < T_{MAX}$ | 0.5 | | | 0.5 | | | MHz |
| PSRR | Power supply rejection ratio | 12 ≤ V _{CC} ≤ 25V | 60 | 70 | | 60 | 70 | | dB |
| ISINK | Output sink current | $V_{PIN 2} = 2.7V, V_{PIN 1} = 1.1V$ | 2 | 6 | | 2 | 6 | | mA |
| ISOURCE | Output source current | V _{PIN 2} = 2.3V, V _{PIN 1} = 5V | -0.5 | 0.8 | | -0.5 | -0.8 | | mA |
| | V _{OUT} High | V_{PlN} 2 = 2.3V, R_L = 15k to ground | 5 | 6 | | 5 | 6 | | V |
| | V _{OUT} Low | V _{PIN 2} = 2.7V, R _L = 15k to Pin 8 | | 0.7 | 1.1 | | 0.7 | 1,1 | ٧ |
| Current s | sense section | State and the state of the state and the state of the sta | | | | | | | |
| | Gain ^{2, 3} | | 2.85 | 3 | 3.15 | 2.85 | 3 | 3.15 | V/V |
| | Maximum input signal ² | V _{PIN 1} = 5V | 0.9 | 1 | 1.1 | 0.9 | 1 | 1.1 | ٧ |
| PSRR | Power supply rejection ratio ² | 12 ≤ V _{CC} ≤ 25V | | 70 | | | 70 | | dB |
| I _{BIAS} | Input bias current | THE THE RESIDENCE OF THE PROPERTY OF THE PROPE | | -2 | -10 | - C - C - C - C - C - C - C - C - C - C | -2 | 10 | μΑ |
| | Delay to output1 | | | 150 | 300 | | 150 | 300 | ns |

DC AND AC ELECTRICAL CHARACTERISTICS (Continued) (Unless otherwise stated, these specifications apply for $-55 \leqslant T_{J} \leqslant 125^{\circ}\text{C} \text{ for UC1842/43; } -25 \leqslant T_{J} \leqslant 85^{\circ}\text{C} \text{ for UC2842/43; } 0 \leqslant T_{J} \leqslant 70^{\circ}\text{C} \text{ for UC3842/43; } V_{CC} = 15V^{4}; \\ R_{T} = 10k\Omega; \ C_{T} = 3.9nF.)$

| SYMBOL | PARAMETER | TEST CONDITIONS | UC1842/43 UC2842/43 | | | UC3842/43 | | | UNIT |
|--|--|--|------------------------|------|-----|-----------|------|------|------|
| | | | Min | Тур | Max | Min | Тур | Max | |
| Output s | ection | | | • | | | | | |
| I _{OH} t _R t _F Undervolts | | I _{SINK} = 20mA | | 0.1 | 0.4 | | 0.1 | 0.4 | ٧ |
| | Output Low-Level | I _{SINK} = 200mA | | 1.5 | 2.2 | | 1.5 | 2.2 | V |
| 1 | Outrot High Lovel | I _{SOURCE} = 20mA | 13 | 13.5 | | 13 | 13.5 | | ٧ |
| Output sec | Output High-Level | I _{SOURCE} = 200mA | 12 | 13.5 | | 12 | 13.5 | | ٧ |
| t _R | Rise time | C _L = 1nF | | 50 | 150 | | 50 | 150 | ns |
| t _F | Fall time | C _L = 1nF | | 50 | 150 | | 50 | 150 | ns |
| Undervo | tage lockout section | | | | | | | | |
| | | X842 | 15 | 16 | 17 | 14.5 | 16 | 17.5 | ٧ |
| | Start threshold | X843 | 7.8 | 8.4 | 9.0 | 7.8 | 8.4 | 9.0 | ٧ |
| | Min. operating voltage after | X842 | 9 | 10 | 11 | 8.5 | 10 | 11.5 | ٧ |
| | Min. operating voltage after turn on | X843 | 7.0 | 7.6 | 8.2 | 7.0 | 7.6 | 8.2 | V |
| PWM sec | ction | | | • | | | | | |
| | Maximum duty cycle | X842/43 | 93 | 97 | 100 | 93 | 97 | 100 | % |
| | Minimum duty cycle | | | | 0 | | | 0 | % |
| Total sta | andby current | | | • | • | | | | |
| - | Start-up current | | | 0.5 | 1 | | 0.5 | 1 | mA |
| Icc | Operating supply current | V _{PIN 2} = V _{PIN 3} = 0V | | 11 | 17 | | 11 | 17 | mA |
| | V _{CC} zener voltage | I _{CC} = 25mA | | 34 | | | 34 | | ٧ |
| Maximun | operating frequency section | | • | | • | | | | |
| | Maximum operating frequency for all functions operating cycle-by-cycle | | 400 | | | 400 | | | kHz |


NOTES

3. Gain defined as: $A = \frac{\Delta V_{PIN~1}}{\Delta V_{PIN~3}};~0 \leqslant V_{PIN~3} \leqslant 0.8V.$


^{1.} These parameters, although guaranteed, are not 100% tested in production.

^{2.} Parameter measured at trip point of latch with $V_{\text{PIN 2}} = 0$.

UNDERVOLTAGE LOCKOUT




ERROR AMP CONFIGURATION




July 21, 1988 **1055**


CURRENT SENSE CIRCUIT




TYPICAL PERFORMANCE CHARACTERISTICS



OPEN-LOOP LABORATORY TEST FIXTURE




SHUTDOWN TECHNIQUES



Shutdown of the UC1842 can be accomplished by two methods; either raise Pin 3 above 1V or pull Pin 1 below a voltage two diode drops above ground. Either method causes the output of the PWM comparator to be high (refer to Block Diagram). The PWM latch is reset dominant so that the output will remain low until the next clock cycle after the shutdown condition at Pins 1 and/or 3 is removed. In the examples shown, an externally-latched shutdown may be accomplished by adding an SCR which will be reset by cycling V_{CC} below the lower UVLO threshold (10V). At this point all internal bias is removed, allowing the SCR to reset.

OFF-LINE FLYBACK REGULATOR



SPECIFICATIONS

Input line voltage: 90VAC to 130VAC 50 or 60Hz Input frequency: Switching frequency: 40kHz± 10% 25W maximum Output power: Output voltage: 5V± 5% Output current: 2 to 5A 0.01%/V Line regulation: Load regulation: 8%/A

Efficiency @ 25 W,


 $V_{IN} = 90V_{AC}$: 70% $V_{IN} = 130V_{AC}$: 65%

Output short-circuit current: 2.5A average

NOTE

This circuit uses a low-cost feedback scheme in which the DC voltage developed from the primary-side control winding is sensed by the UC1842 error amplifier. Load regulation is therefore dependent on the coupling, between secondary and control, windings, aird on transformer leakage inductance. For applications requiring better load regulation, a UC1901 Isolated Feedback Generator can be used to directly sense the output voltage.

SYNCHRONIZATION AND MAXIMUM DUTY CYCLE CLAMP



July 21, 1988