2M (128K x 16) Static RAM
CY62137CV25/30/33 MoBL®
CY62137CV MoBL®
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
Document #: 38-05201 Rev. *E Revised April 4, 2005
Features
• Very high speed: 55 ns and 70 n s
•Temperature Ranges
—Industrial: –40°C to +85°C
—Automotive: –40°C to +125°C
• Pin-compatible with the CY62137V
• Ultra-low active power
—Typical active current: 1.5 mA @ f = 1 MHz
—Typical active current: 5.5 mA @ f = fmax (70-ns
speed)
• Low and ultra-low standby power
• Easy memory expansion with CE and OE features
• Automatic power-down wh en deselected
• CMOS for optimum speed/power
• Packages offered in a Lead-Free and Non-Lead Free
48-ball FBGA
Functional Description[1]
The CY62137CV25/30/33 and CY62137CV are high-perfor-
mance CMOS static RAMs organized as 128K words by 16
bits. These devices feature advanced circuit design to provide
ultra-low active current. This is ideal for providing More Battery
Life™ (MoBL®) in portable applications such as cel lular tele-
phones. The devices also has an automatic power-dow n fea-
ture that significantly reduces power consumption by 80%
when addresses are not toggling. T he devi ce can al so be put
into standby mode reducing power consumption by more than
99% when deselected (CE HIGH or both BLE and BHE are
HIGH). The input/output pins (I/O0 through I/O15) are placed
in a high-impedance state when: deselected (CE HIGH), out-
puts are disabled (OE HIGH), both Byte High Enable and Byte
Low Enable are disab led (BHE , BLE HIGH), or during a write
operation (CE LOW, and WE LOW).
Writing to the device is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable
(BLE) is LOW, then data from I/O pins (I/O0 through I/O 7), is
written into the location specified on the address pins (A0
through A16). If Byte High Enable (BHE) is LOW, then data
from I/O pins (I/O8 through I/O15) is written into the location
specified on the address pins (A0 through A16).
Reading from the device is accomplished by taking Chip
Enable (CE) and Output Enable (OE) LOW while forcing the
Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,
then data from the memory location specified by the address
pins will appear on I/O0 to I/O7. If Byte High Ena ble (BHE) is
LOW , then data from memory will appear on I/O8 to I/O15. See
the truth table at the back of this data sheet for a complete
description of read and write modes.
Note:
1. For best practice recommendation s, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.
Logic Block Diagram
128K x 16
RAM Array I/O0–I/O7
ROW DECODER
A8
A7
A6
A5
A2
COLUMN DECODER
A11
A12
A13
A14
A15
2048 x 1024
SENSE AMPS
DATA IN DRIVERS
OE
A4
A3I/O8–I/O15
CE
WE
BLE
BHE
A16
A0
A1
A9
Power-down BHE
BLE
CE
A10
10
Circuit