CS4353-CNZ - Cirrus Logic, Inc.

http://www.cirrus.com

3.3 V Stereo Audio DAC with 2 VRMS Line Output

Features

Multi-bit Delta-Sigma Modulator

106 dB A-wt Dynamic Range

-93 dB THD+N

Single-ended Ground Centered Analog

Architecture

– No DC-blocking Capacitors Required

– Integrated Step-up/Inverting Charge Pump

– Filtered Line-level Outputs

– Selectable 1 or 2 VRMS Full-scale Output

Low Clock-jitter Sensitivity

Low-latency Digital Filtering

Supports Sample Rates up to 192 kHz

24-bit Resolution

+3.3 V Charge Pump and Core Logic, +3.3 V

Analog, and +0.9 to 3.3 V Interface Power

Supplies

Low Power Consumption

24-pin QFN, Lead-free Assembly

Description

The CS4353 is a complete stereo digital-to- ana log sys-

tem including digital interpolation, fifth-order multi-bit

delta-sigma digital-to-analog conversion, digital de-em-

phasis, analog filtering, and on-chip 2 VRMS line-level

driver from a 3.3 V supply.

The advantages of this architecture include ideal differ-

ential linearity, no di stortion mechanisms due to resistor

matching errors, no linearity dr ift over time and tempe r-

ature, high toler ance to clock jitter, a nd a min imal se t of

external components.

The CS4353 is available in a 24-pin QFN package in

Commercial (-40°C to +85°C) grade. The CDB4353

Customer Demonstration Boar d is also available for de-

vice evaluation and implementation suggestions.

Please see “Ordering Information” on page 25 for com-

plete details.

These features are ideal for cost-sensitive, 2-channel

audio systems including video game consoles, DVD

players and recorders, A/V receivers, set-top boxes,

digital TVs, mini-component systems, and mixing

consoles.

PCM Serial

Audio Port

Level Shifter

Serial

Audio

Input Multibit

ΔΣ Modulator

Interpolation

Filters

Digital Core Logic and

Charge Pump Supply (VCP)

+3.3 V

Left Channel

Right Channel

Hardware

Control

Power-On

Reset

Hardware

Control

Reset

Auto Speed

Mode Detect

Analog Supply (VA)

+3.3 V

Inverting

Step-Up +VA_H

-VA_H

Interface Supply (VL)

+0.9 V to +3.3 V

Ground-Centered,

2 Vrms Line Level Outputs

DAC Pseudo Diff. Input

JUN '09

DS803F1

CS4353

2DS803F1

CS4353

TABLE OF CONTENTS

1. PIN DESCRIPTIONS .............. ... ... .................... ................................................... .................................. 4

2. CHARACTERISTICS AND SPECIFICATIONS ...................................................................................... 6

RECOMMENDED OPERATING CONDITIONS .................................................................................... 6

ABSOLUTE MAXIMUM RATINGS ........................................................................................................ 6

DAC ANALOG CHARACTERISTICS .................................................................................................... 7

COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE ........................................ 8

SWITCHING SPECIFICATIONS - SERIAL AUDIO INTERFACE .......................................................... 9

DIGITAL INTERFACE CHARACTERI STICS ................. ... ... ... .... ... ... ... ... .... ... ... ... .... ... ................... ... ... 10

INTERNAL POWER-ON RESET THRESHOLD VOLTAGES ............................................................. 10

DC ELECTRICAL CHARACTERISTICS .............................................................................................. 11

3. TYPICAL CONNECTION DIAGRAM ................................................................................................... 12

4. APPLICATIONS ................................................................................................................................... 13

4.1.1 Ground-centered Outputs ... ... ... ... ... .... ... ... ... .... ... ... ................... .................... ... ...................... 13

4.1.2 Full-scale Output Amplitude Control ......................................................................................13

4.1.3 Pseudo-differential Outputs ...... ... ... .... ... ... ... .... ................... ... ... .... ................... ... ... .... ............ 13

4.9.1 Power-up Sequences ............... ... ... .................... ................................................... ................ 19

4.9.1.1 External RESET Power-up Sequence ....................................................................... 19

4.9.1.2 Internal Power-on Reset Power-up Sequence .......................................................... 19

4.9.2 Power-down Sequences ....................... ... ... .... ... ... ... .... ... ... ................................... ................ 19

4.9.2.1 External RESET Power-down Sequence .................................................................. 19

4.9.2.2 Internal Power-on Reset Power-down Sequence ...................................................... 19

4.10.1 Capacitor Placement ........................................................................................................... 20

5. DIGITAL FILTER RESPONSE PLOTS ................................................................................................ 21

6. PARAMETER DEFINITIONS ................................................................................................................ 23

7. PACKAGE DIMENSIONS .................................................................................................................... 24

8. ORDERING INFORMATION ................................................................................................................ 25

9. REVISION HISTORY ............................................................................................................................ 25

DS803F1 3

CS4353

LIST OF FIGURES

Figure 1.Serial Input Timing ........................................................................................................................ 9

Figure 2.Power-on Reset Threshold Sequence ............................................................... ......................... 10

Figure 3.Typical Connection Diagram ....................................................................................................... 12

Figure 4.Stereo Pseudo-differential Output ............................................................................................... 13

Figure 5.I²S, up to 24-bit Data ................................................................................................................... 15

Figure 6.Left-justified up to 24-bit Data ..................................................................................................... 15

Figure 7.De-emphasis Curve, Fs = 44.1 kHz ............................................................................................ 16

Figure 8.Internal Power-on Reset Circuit .................................................................................................. 16

Figure 9.Initialization and Power-down Sequence Diagram ..................... ... .... ... ... ... .... ... ... ... ... .... ... ... ... ... 18

Figure 10.Single-speed Stopband Rejection ............................................................................................. 21

Figure 11.Single-speed Transition Band ................................................................................................... 21

Figure 12.Single-speed Transition Band (detail) ....................................................................................... 21

Figure 13.Single-speed Passband Ripple ................................................................................................. 21

Figure 14.Double-speed Stopband Rejection ........................................................................................... 21

Figure 15.Double-speed Transition Band ................................................................................................. 21

Figure 16.Double-speed Transition Band (detail) ..................................................................................... 22

Figure 17.Double-speed Passband Ripple ............................................................................................... 22

Figure 18.Quad-speed Stopband Rejection .............................................................................................. 22

Figure 19.Quad-speed Transition Band .................................................................................................... 22

Figure 20.Quad-speed Transition Band (detail) ........................................................................................ 22

Figure 21.Quad-speed Passband Ripple ............... ... ... ... .... ... ... ... .... ... ... ... ... .... ... ... ... .... ... ... ... ... .... ... ......... 22

LIST OF TABLES

Table 1. Digital I/O Pin Characteristics ........................ ... .................... ... ................... .... ............................ 11

Table 2. CS4353 Operational Mode Auto-Detect ...................................................................................... 14

Table 3. Single-speed Mode Standard Frequencies .... ... .... ... ... ... .... ... ... ................... .... ................... ... ...... 14

Table 4. Double-speed Mode Standard Frequencies ............................................................................... 14

Table 5. Quad-speed Mode Standard Frequencies ..................................................................................14

Table 6. Digital Interface Format ............................................................................................................... 15

4DS803F1

CS4353

1. PIN DESCRIPTIONS

Pin Name Pin # Pin Description

SCLK 1 Serial Clock (Input) - Serial clock for the serial audio interface.

MCLK 2 Master Clock (Input) - Clock source for the delta-sigma modulator and digital filter s.

VL 3 Serial Audio Interface Power (Input) - Positive power for the serial audio interface

DGND 4 Digital Ground (Input) - Ground reference for the digital section.

FLYP+

FLYP- 7

5Step-up Charge Pump Cap Positive/Negative Nodes (Output) - Positive and Negative nodes for the

step-up charge pump’s flying capacitor.

VCP 6 Charge Pump and Digital Core Logic Power (Input) - Positive power supply for the step-up and invert-

ing charge pumps as well as the digital core logic sections.

VFILT+ 8 Step-up Charge Pump Filter Connection (Output) - Power supply from the step-up charge pump that

provides the positive rail for the ou tput amplifiers

FLYN+

FLYN- 9

11 Inverting Charge Pump Cap Positive/Negative Nodes (Output) - Positive and Negative nodes for the

inverting charge pump’s flying capacitor.

CPGND 10 Charge Pump Ground (Input) - Ground reference for the Charge Pump section.

VFILT- 12 Inverting Charge Pump Filter Con nection (Output) - Power supply from the inverting charge pump that

provides the negative rail for the output amplifie rs.

AOUTB

AOUTA 13

15 Analog Outputs (Output) - The full-scale analog line output level is specified in the Analog Characteris-

tics table.

AOUT_REF 14 Pseudo Diff. Analog Output Reference (Input) - Ground reference for the analog output amplifiers.

This pin must be at the same nominal DC voltage as the AGND pin.

AGND 16 Analog Ground (Input) - Ground reference for the low voltage analog section.

910 11 12

2021222324

Top-Down (Through Package) View

24-Pin QFN Package

SDIN

LRCK

I²S/LJ

DEM

1_2VRMS

RESET

FLYP+

VFILT+

FLYN+

CPGND

FLYN-

SCLK

MCLK

DGND

FLYP-

VBIAS

AGND

AOUT_REF

AOUTB

Thermal Pad

VCP

VFILT-

AOUTA

DS803F1 5

CS4353

VA 17 Low Voltage Analog Power (Input) - Positive power supply for the analog section.

VBIAS 18 Positive Voltage Reference (Output) - Positive reference voltage for the internal DAC.

RESET 19

Reset (Input) - Optional connecti on for an exte rnal reset control. The device enters a powe r ed-down

state when this pin is set low (GND) OR when the VCP supply falls below the Voff threshold (see See

“Internal Power-on Reset Threshold Voltages” on page 10.). This pin should be set high (VL) during nor-

mal operation.

1_2VRMS 20 1 or 2 VRMS Select (Input) - Selects the analog output full-scale voltage. Setting this pin low (GND)

selects 1 VRMS, while setting it high (VL) selects 2 VRMS.

DEM 21 De-emphasis (Input) - Selects the standard 50 μs/15 μs digital de-emphasis filter response for 44.1 kHz

sample rates when enabled.

I²S/LJ 22 Digital Interface Format (Input) - Selects the serial audio interface format. Setting this pin low (GND)

selects I²S, while setting it high (VL) selects Left-Justified.

LRCK 23 Left / Right Clock (Input) - Determines which channel, Left or Right, is currently active on the serial

audio data line.

SDIN 24 Serial Audio Da ta Input (Input) - Input for two’s complement serial audio data.

Thermal Pad - Thermal Relief Pad - This pad may be soldered to the board, however it MUST be electrically isolated

from all board connections.

6DS803F1

CS4353

2. CHARACTERISTICS AND SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS

AGND = DNGD = CPGND = 0 V; all voltages with respect to ground.

Notes: 1. VCP and VA must be supplied with the same nominal voltage. Additional current draw will occur if the sup-

ply voltages applied to VCP and VA differ by more than 0.5 V.

ABSOLUTE MAXIMUM RATINGS

AGN D = D NG D = C P G ND = 0 V; all voltages with respect to ground.

WARNING:Operation at or beyond these limits may result in permanent damage to the device. Normal operation

is not guaranteed at these extremes.

Parameters Symbol Min Typ Max Units

DC Power Supply Charge Pump and Digital Core power (Note 1)

Low Voltage Analog power (Note 1)

Interface power

VCP

3.13

0.85

3.3

0.9 to 3.3

3.47

Ambient Operating Temperature (Power Applied) TA-40 - +85 °C

Parameters Symbol Min Max Units

DC Power Supply Charge Pump and Digital Core Logic Power

Low Voltage Analog Power

Supply Voltage Difference

Interface Power

VCP

|VCP - VA |

-0.3

3.63

0.5

3.63

Input Current, Any Pin Except Supplies Iin -±10mA

Digital Input Voltage Digital Interface VIN-L -0.3 VL+ 0.4 V

Analog Input Voltage AOUT_REF VIN-A -0.3 0.5 V

Ambient Operating Temperature (Power Applied) TA-55 +125 °C

Storage Temperature Tstg -65 +150 °C

DS803F1 7

CS4353

DAC ANALOG CHARACTERISTICS

Test conditions (unless otherwise specified): TA = 25 °C; VCP = VA = 3.3 V; AOUT_REF = AGND = DGND =

CPGND = 0 V; VBIAS, VFILT+/-, and FLYP/N+/- capacitors as shown in Figure 3 on page 12; input test signal is a

997 Hz sine wave at 0 dBFS; measurement bandwidth 10 Hz to 20 kHz.

Notes: 2. Measured at the output of the external LPF on AOUTx as shown in Figure 3 on page 12.

3. One-half LSB of triangular PDF dither is added to data.

4. Measured with the specified minimum AC-Load Resistance present on the AOUTx pins.

5. Measured between the AOUTx and AOUT_REF pins.

6. External impedance between the AOUTx pin and the load wil l lower the voltage delive red to the load.

7. VPP is the controlling specification. VRMS specification valid for sine wave signals only.

Note that for sine wave signals:

8. Measured with AOUT_REF connected directly to ground. External impedance between AOUT_REF

and ground will lower the AOUT_REF rejection.

1_2VRMS = 0 1_2VRMS = 1

Parameter Symbol Min Typ Max Min Typ Max Unit

Dynamic Performance, Fs = 48, 96, and 192 k Hz (N ot es 2, 3, 4)

Dynamic Range 24-bit A-Weighted

unweighted

16-bit A-Weighted

unweighted

100

106

103

Total Harmonic Distortion + Noise

24-bit 0 dB

-20 dB

-60 dB

16-bit 0 dB

-20 dB

-60 dB

THD+N

-93

-77

-37

-93

-75

-29

-87

-71

-31

-93

-83

-43

-93

-75

-35

-87

-77

-37

Idle Channel Noise / Signal-to-Noise Ratio (A-wt) - 100 - - 106 - dB

Interchannel Isolation (1 kHz) - 115 - - 115 - dB

Analog Output (Note 5)

Full Scale AOUTx Output Voltage (Notes 4, 6, 7) 1.021.081.132.042.152.26V

RMS

2.89 3.05 3.20 5.78 6.09 6.40 Vpp

Max Current Draw from an AOUTx Pin IOUTmax -575- -575- μA

Interchannel Gain Mismatch - 0.1 - - 0.1 - dB

Output Offset - ±5 ±8 - ±5 ±8 mV

Gain Drift - 100 - - 100 - ppm/°C

Output Impedance ZOUT -100- -100- Ω

AC-Load Resistance RL5--5--kΩ

Load Capacitance CL- - 1000 - - 1000 pF

AOUT_REF Rejection (Notes 8, 9)AOR-40- -40-dB

Analog Reference Input

AOUT_REF Input Voltage (Note 10) --0.2--0.2Vpp

VRMS Vpp

----------=

8DS803F1

CS4353

9. SDIN = 0. AOUT_REF input test signal is a 60 Hz, 50 mVpp sine wave. Measured by applying the test

signal into the AOUT_REF pin and measuring th e resulting output amplitude on the AOUTx pin . Spec-

ification calculated by:

10. Applying a DC voltage on the AOUT_REF pin will cause a D C offset on the DAC output. See Section

4.1.3 for more information.

COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE

The filter charact er istics have been norm alized to th e sa mple rate (Fs) and can be referenced to the desired sam-

ple rate by multiplying the given characteristic by Fs.

Notes: 11. Response is clock-dependent and will scale with Fs.

12. For Single- and Double-Speed Mode, the Measurement Bandwidth is from stopband to 3 Fs.

For Quad-Speed Mode, the Measurement Bandwidth is from stopband to 1.34 Fs.

13. De-emphasis is available only in Sing le-Speed Mode.

14. Amplitude vs. Frequency pl ots of this data are available in “Digital Filter Response Plots” on page 21.

Parameter Min Typ Max Unit

Single-Speed Mode - 48 kHz

Passband (Note 11) to -0.01 dB corner

to -3 dB corner 0

-.454

.499 Fs

Frequency Response 10 Hz to 20 kHz -0.01 - +0.01 dB

StopBand 0.547 - - Fs

StopBand Attenuation (Note 12) 102 - - dB

Total Group Delay (Fs = Sample Rate) - 9.4/Fs - s

Intra-channel Phase Deviation - - ±0.56/Fs s

Inter-channel Phase Deviation - - 0 s

De-emphasis Error (Note 13)(Relative to 1 kHz) Fs = 44.1 kHz - - ±0.14 dB

Double-Speed Mode - 96 kHz

Passband (Note 11) to -0.01 dB corner

to -3 dB corner 0

-.430

.499 Fs

Frequency Response 10 Hz to 20 kHz -0.01 - 0.01 dB

StopBand .583 - - Fs

StopBand Attenuation (Note 12) 80 - - dB

Total Group Delay (Fs = Sample Rate) - 4.6/Fs - s

Intra-channel Phase Deviation - - ±0.03/Fs s

Inter-channel Phase Deviation - - 0 s

Quad-Speed Mode - 192 kHz

Passband (Note 11) to -0.01 dB corner

to -3 dB corner 0

-.105

.490 Fs

Frequency Response 10 Hz to 20 kHz -0.01 - 0.01 dB

StopBand .635 - - Fs

StopBand Attenuation (Note 12) 90 - - dB

Total Group Delay (Fs = Sample Rate) - 4.7/Fs - s

High-Pass Filter Characteristics

Passband (Note 11) to -0.05 dB corner

to -3 dB corner 9.00x10-5

9.74x10-6 -

-Fs

Passband Ripple - - 0.01 dB

Phase Deviation @ 20 Hz - - 1.34 Deg

Filter Settling Time (input signal goes to 95% of its final value) - 5x104/Fs - s

AORdB 20 log10 AOUT_REF

AOUT_REF AOUTx–

---------------------------------------------------------





⋅=

DS803F1 9

CS4353

SWITCHING SPECIFICATIONS - SERIAL AUDIO INTERFACE

Parameters Symbol Min Max Units

MCLK Frequency 2.048 51.2 MHz

MCLK Duty Cycle 45 55 %

Input Sample Rate (Auto selection) Single-Speed Mode

Double-Speed Mode

Quad-Speed Mode

170

108

216

kHz

LRCK Duty Cycle 40 60 %

SCLK Pulse Width Low tsclkl 20 - ns

SCLK Pulse Width High tsclkh 20 - ns

SCLK Period Single-Speed Mode - s

Double-Speed Mode - s

Quad-Speed Mode - s

SCLK rising to LRCK edge delay tslrd 20 - ns

SCLK rising to LRCK edge setup time tslrs 20 - ns

SDIN valid to SCLK rising setup time tsdlrs 20 - ns

SCLK rising to SDIN hold time tsdh 20 - ns

sclkh

slrs

slrd

sdlrs

sdh

sclkl

SDATA

SCLK

LRCK

Figure 1. Serial Inp ut Timing

128()Fs

----------------------

64()Fs

------------------

64()Fs

------------------

10 DS803F1

CS4353

DIGITAL INTERFACE CHARACTERISTICS

Test conditions (unless otherwise specified): AGND = DGND = CPGND = 0 V; all voltages with respect to ground.

INTERNAL POWER-ON RESET THRESHOLD VOLTAGES

Test conditions (unless otherwise specified): AGND = DGND = CPGND = 0 V; all voltages with respect to ground.

Figure 2. Power-on Reset Threshold Sequence

Parameters Symbol Min Typ Max Units

High-Level Input Voltage 1.2 V < VL ≤ 3.3 V

0.9 V ≤ VL ≤ 1.2 V VIH

VIH

0.7xVL

0.9xVL -

-V

Low-Level Input Voltage 1.2 V < VL ≤ 3.3 V

0.9 V ≤ VL ≤ 1.2 V VIL

VIL

-0.3xVL

0.1xVL V

Input Leakage Current Iin --±10μA

Input Capacitance - 8 - pF

Parameters Symbol Min Typ Max Units

Internal Reset Asserted at Power-On Von1 -1.00- V

Internal Reset Released at Power-On Von2 -2.36- V

Internal Reset Asserted at Power-Off Voff -2.22- V

VCP

Von2

Von1

Voff

DGND

No Power reset

undefined reset

active DAC

Ready reset

active

reset

(internal)

DS803F1 11

CS4353

DC ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise specified): VCP = VA = V L = 3.3 V; AGND = DGND = CPGND = 0 V; SDIN = 0;

all voltages with respect to ground.

Notes: 15. Current consumption increases with increasing sample rate and increasing MCLK frequency. Typical

values are based on Fs = 48 kHz and MCLK = 12.288 MHz. Maximum values are based on highest

sample rate and highest MCLK frequency; see Switching Specifications - Serial Audio Interface. Vari-

ance between speed modes is small.

16. Power-down is defined as RESET pin = Low with all clock and data lines held static low. All digital inputs

have a weak pull-down (approximately 50 kΩ) which is only pr esent during reset. Opposing this pull-

down will slightly increase the power-down current.

17. Valid with the recommended capacitor value on VBIAS as shown in the typical connection dia gram in

Section 3.

18. Typical voltage shown for “Initialization State”, see Section 4.8. Typical voltage may be up to 1.5 V lower

during normal operation.

2.1 Digital I/O Pin Characteristics

Input and output le ve ls and associated power supp ly vo ltage are shown in Table 1. Logic levels should not

exceed the corresponding power supply voltage.

Table 1. Digital I/O Pin Characteristics

Parameters Symbol Min Typ Max Units

Power Supplies

Power Supply Current (Note 15) Normal Operation

Power-Down, All Supplies (Note 16)

IVCP

IVA

IVL

IPD

2.4

0.1

0.2

μA

Power Dissipation (All Supplies) Normal Operation, 1_2VRMS = 0

(Note 15) Power-Down (Note 16) -

-127

1152

-mW

Power Supply Rejection Ratio (Note 17) (1 kHz)

(60 Hz) PSRR -

-60

60 -

-dB

DC Output Voltages

Pin Voltage FLYP+ to FLYP-

VFILT+ to GND (Note 18)

FLYN+ to FLYN-

GND to VFILT- (Note 18)

VA to VBIAS

3.3

6.6

2.1

Pin Name Power Supply I/O Driver Receiver

RESET

Input - 0.9 V - 3.3 V, with Hysteresis

MCLK Input - 0.9 V - 3.3 V

LRCK Input - 0.9 V - 3.3 V

SCLK Input - 0.9 V - 3.3 V

SDIN Input - 0.9 V - 3.3 V

DEM Input - 0.9 V - 3.3 V

I²S/LJ Input - 0.9 V - 3.3 V

1_2VRMS Input - 0.9 V - 3.3 V

12 DS803F1

CS4353

3. TYPICAL CONNECTION DIAGRAM

VL+0.9 V to +3.3 V

RESET

LRCK

MCLK

SCLK

AOUT_REF

SDIN

VFILT-

AOUTA

562 Ω

2.2 nF

Rext

Line Level Out

Left & Right

I²S/LJ

DEM

1_2VRMS

VFILT+

Digital Audio

Processor

Hardware

Control

Values shown are for

Fc = 130 kHz.

Capacitors must be

C0G or equivalent.

562 Ω

2.2 nF

AOUTB

VBIAS

FLYN-

FLYN+

0.1 µF

2.2 µF

FLYP-

FLYP+

2.2 µF

0.1 µF

+3.3 V

0.1 µF

VCP

Note 1:

CPGND

DGND

AGND

22 µF

2.2 µF

Note 1

10 416

176

Note 2

Note 2:Connect RESET

to VL if internal

power-on reset is

used.

CS4353

Figure 3. Typical Connection Diagra m

DS803F1 13

CS4353

4. APPLICATIONS

4.1 Line Outputs

4.1.1 Ground-centered Outputs

An on-chip charge pump creates both positive and negative high-voltage supplies, which allows the full-

scale output swing to be centered around gr ound. This eliminates the need for large DC-blocking capac-

itors which create audible pop s at power-on, allows the CS4353 to deliver a larger full-scale output at low-

er supply voltages, and provides improved bandwidth frequency response.

4.1.2 Full-scale Output Amplitude Control

The full-scale output voltage amplitude is selected via the 1_2VRMS pin. When the pin is connected to

VL, the full-scale output voltage at the AOUTx pins is approximately 2 VRMS. When the pin is connected

to GND, the full-scale output voltage at the AOUTx pins is approximately 1 VRMS. Additional impedance

between the AOUTx pin and the load will lower the voltage delivered to the load. See the DAC Analog

Characteristics table for the complete specifications of the full-scale output voltage.

4.1.3 Pseudo-differential Outputs

The CS4353 implements a pseudo-differential outp ut stage. The AOUT_REF input is intended to be used

as a pseudo-differentia l reference signal. This feature pr ovides common mode noise rejection with single-

ended signals. Figure 4 shows a basic diagram outlining the internal implementation of the pseudo-differ-

ential output stage, includi ng a recommended stereo pseudo-differ ential output topology. If pseudo-differ-

ential output functionality is not required, simply connect the AOUT_REF pin to ground next to the

CS4353. If a split-ground design is used , the AOUT_REF pin should be connected to AGND. See the Ab-

solute Maxi mum Rati ngs table for the maximum allowa ble voltage on the AOUT_REF pin. Ap plying a DC

voltage on the AOUT_REF pin will caus e a DC offset on the DAC output.

Internal Left

DAC Signal

AOUTA

AOUT_REF //

// Left Output

GND

(pseudo-dif fer ential traces)

AOUTB // Right Output

(pseudo-dif fer ential traces)

Internal Right

DAC Signal Psuedo-differential output improves c ommon

mode rejection, reducing external system noise

Figure 4. Stereo Pseudo-differential Output

14 DS803F1

CS4353

4.2 Sample Rate Range/Operational Mode Detect

The CS4353 operates in one of three operational modes. The device will auto-detect the correct mode when

the input sample rate (Fs), defined by the LRCK frequency, falls within one of the ranges illustrated in

Table 2. Sample rates outside the specified range for each mode are not supported. In addition to a valid

LRCK frequency, a valid serial clock (SCLK) and master clock (MCLK) must also be applied to the device

for speed mode auto-detection; see Figure 9.

Table 2. CS4353 Operational Mode Auto-Detect

4.3 System Clocking

The device requires external generation of the master (MCLK), left/right (LRCK) and serial (SCLK) clocks.

The left/right clock, defined also as the input sample rate (Fs), must be synchronously derived from the

MCLK signal according to specified ratios. Th e specified ratios of MCLK to LRCK, along with several stan-

dard audio sample rates and the required MCLK frequency, are illustrated in Tables 3-5.

Refer to Section 4.4 for the required SCLK timing associated with the selected Digital Interface Format and

to “Switching Specifications - Serial Audio Interface” on page 9 for the maximum allowed clock frequencies.

Table 3. Single-speed Mode Standard Frequencies

Table 4. Double-speed Mod e Standard Frequenci es

Table 5. Quad-speed Mode Standard Frequencies

Input Sample Rate (Fs) Mode

8 kHz - 54 kHz Single-Speed Mode

84 kHz - 108 kHz Double-Speed Mode

170 kHz - 216 kHz Quad-Speed Mode

Sample Rate

(kHz) MCLK (MHz)

256x 384x 512x 768x 1024x

32 8.1920 12.2880 16.3840 24.5760 32.7680

44.1 11.2896 16.9344 22.5792 33.8688 45.1584

48 12.2880 18.4320 24.5760 36.8640 49.1520

Sample Rate

(kHz) MCLK (MHz)

128x 192x 256x 384x 512x

88.2 11.2896 16.9344 22.5792 33.8688 45.1584

96 12.2880 18.4320 24.5760 36.8640 49.1520

Sample Rate

(kHz) MCLK (MHz)

128x 192x 256x

176.4 22.5792 33.8688 45.1584

192 24.5760 36.8640 49.1520

DS803F1 15

CS4353

4.4 Digital Interface Format

The device will accept audio samples in either I²S or Left-Justified digital interface formats, as illustrated in

Table 6.

The desired format is selected via the I²S/LJ pin. For an illustration of the required relationship between the

LRCK, SCLK an d SDIN, see Figures 5-6. For all formats, SDIN is valid on the rising edge of SCLK. Also,

SCLK must have at least 32 cycles per LRCK period in the Left-Justified format.

For more information about ser ial audio formats, refe r to Cirrus Logic Application Note AN282: The 2-Chan-

nel Serial Audio Interface: A Tutorial, available at http://www.cirrus.com.

Table 6. Digital Interface Format

Figure 5. I²S, up to 24-bit Data

Figure 6. Left-justified up to 24-bit Data

4.5 Internal High-Pass Filter

The device includes an internal digital high-pass filter. This filter preven ts a con s tant digita l offset from cre-

ating a DC voltage on the analog output pins. The filter’s corner frequency is well below the audio band; see

the Combined Interpolation & On-Chip Analog Filter Response table for filter specifications.

I²S/LJ Description Figure

0I²S, up to 24-bit Data 5

1Left- Justified, up to 24-bit Data 6

LRCK

SCLK

Left Channel Right Channel

SDIN +3 +2 +1+5 +4

MSB -1 -2 -3 -4 -5 +3 +2 +1+5 +4

-1 -2 -3 -4

MSB

LSB LSB

LRCK

SCLK

Left Channel Right Channel

SDIN +3 +2 +1+5 +4

MSB -1 -2 -3 -4 -5 +3 +2 +1+5 +4

-1 -2 -3 -4

LSB MSB LSB

16 DS803F1

CS4353

4.6 De-emphasis Control

The device includes on-chip digital de-emphasis. Figure 7 shows the de-emphasis curve for Fs equal to

44.1 kHz. The frequency response of the de-emphasis curve scales with changes in the sample rate, Fs.

The de-emphasis error will increase for sample rates other than 44.1 kHz.

When the DEM pin is connected to VL, the 44.1 kHz de-emphasis filter is activated. When the DEM pin is

connected to GND, the de-emphasis filter is turned off.

Note: De-emphasis is only availabl e in Single-Speed Mode.

4.7 Internal Power-on Reset

The CS4353 features an intern al power-on reset (POR) circ uit. The POR circuit allows the RESET pin to be

connected to VL during power-up and power-down sequences if the external rese t functi on is not need ed.

This circuit m onitors the VCP supply a nd automatically as serts or releases an internal reset of th e DAC’s

digital circuitry when the supply reaches defined thresholds (see “Internal Power-on Res et Th re sh o ld Vo lt-

ages” on page 10). No external clocks are required for the POR circuit to function.

Figure 8. Internal Power-on Reset Circuit

When power is first applied, the POR circuit monitors the VCP supply voltage to determine when it reaches

a defined threshold, Von1. At this time, the POR circuit asserts the internal reset low, resetting all of the

digital circuitry. Once the VCP supply reaches the secondary threshold, Von2, the POR circuit releases the

internal reset.

Note: For correct operation of the internal POR circuit, the voltage on VL must rise before or simulta-

neously with VCP.

When power is remove d and the VCP voltage rea ches a defined th reshold, Voff, the POR circuit asserts the

internal reset low, resetting all of th e dig ita l circu itry .

Gain

-10dB

0dB

Frequency

T2 = 15 µs

T1=50 µs

F1 F2

3.183 k Hz 10.61 k Hz

Figure 7. De-emphasis Curve, Fs = 44.1 kHz

RESET

(external)

Power-On Reset

Circuit

VCP

DGND

reset

(internal)

DS803F1 17

CS4353

4.8 Initialization

When power is first applied, the DAC enters a reset (low power) state at the beginning of the initialization

sequence. In this state, the AOUTx pins are weakly pulled to ground and VBIAS is connected to VA.

The device will remain in the reset state until the RESET pin is brought high. Once the RESET pin is high,

the internal digital circuitry is reset and the DAC enters a power-down state until MCLK is applied. Alterna-

tively, if no external reset control is required, the internal power-on reset can be used by tying the RESET

pin to VL (see Section 4.7).

Once MCLK is valid, the device enters an initialization state in which the charge pump powers up and charg-

es the capacitors for both the positive and ne gative high-voltage supplies.

Once LRCK and SCLK are valid, the numbe r of MCLK cycles is counted rel ative to the LRCK pe riod to de-

termine the MCLK/LRCK frequency ratio. Next, the device enters the power-up state in which the interpo-

lation and decimation filters and delta-sigma modulators are turned on, the internal voltage reference,

VBIAS, powers up to normal operation, the analog output pull-down resistors are removed, and power is

applied to the output amplifiers.

After this power-up state sequence is complete, normal operation begins and analog output is generated.

If valid MCLK, LRCK, and SCLK are applied to the DAC before RESET is set high, the total time from RE-

SET being set high to the analog audio output from AOUTx is less than 50 ms.

See Figure 9 for a diagram of the device’s states and transition conditions.

18 DS803F1

CS4353

USER: Apply Power

USER: Apply MCLK

MCLK/LRCK Ratio Detection

USER: Apply LRCK and SCLK

Reset State

Power-Down State

Initialization State

Power-Up State

Outputs Grounded

Normal Operation State

Mute State

Valid MCLK/LRCK Ratio

USER: RESET Set High

RESET Tied High (if using POR)

USER: Change MCLK/LRCK ratio

Outputs Muted

Analog Output Generated

USER: RESET

Set Low

USER: Change MCLK/LRCK ratio

Valid MCLK/LRCK Ratio

Remove MCLK

Figure 9. Initialization and Power-down Sequence Diagram

DS803F1 19

CS4353

4.9 Recommended Power-up and Power-down Sequences

4.9.1 Power-up Sequences

4.9.1.1 External RESET Power-up Sequence

Follow the power-up sequence below if the external RESET pin is used:

1. Hold RESET low while the power supplies are turned on.

2. Set the I²S/LJ, 1_2VRMS, and DEM configuration pins to the desired state.

3. Provide the correct MCLK, LRCK, and SCLK signals locked to the appropriate frequencies as

discussed in Section 4.3.

4. After the power supplies, configuration pins, and clock signals are stable, bring RESET high. The

device will initiate the power-up sequence seen in Figure 9. The sequence will complete and audio

will be output from AOUTx within 50 ms after RESET is set high.

4.9.1.2 Internal Power-on Reset Power-up Sequence

Follow the power-up sequence below if the internal power-on reset is used:

1. Hold RESET high (connected to VL) while the power supplies are turned on. The power-on reset

circuitry will function as described in Section 4.7.

2. Set the I²S/LJ, 1_2VRMS, and DEM configuration pins to the desired state.

3. After the power supplies and configuration pins are stable, provide the correct MCLK, LRCK, and

SCLK signals to progress from the ‘Power- Do wn State’ in the power-up sequence seen in Figure 9.

The sequence will complete and audio will be output from the AOUTx pins within 50 ms after valid

clocks are applied.

4.9.2 Power-down Sequences

4.9.2.1 External RESET Power-down Sequence

Follow the power- down sequence below if the external RESET pin is used:

1. For minimal pops, set the input digital data to zero for at least 8192 consecutive samples.

2. Bring RESET low.

3. Remove the power supply voltages.

4.9.2.2 Internal Power-on Reset Power-down Sequence

Follow the power-down sequence below if the internal power-on reset is used:

1. For minimal pops, set the input digital data to zero for at least 8192 consecutive samples.

2. Remove the MCLK signal without applying any glitched pulses to the MCLK pin.

3. Remove the power supply voltages.

Note: A glitched pulse is any pulse that is shorter than the period defined by the minimum/maximum

MCLK signal duty cycle specification and the nominal frequency of the input MCLK signal. A transient may

occur on the analog outputs if the MCLK signal duty cycle specification is vio lated when the MCLK signal

is removed during normal oper ation; see “Switching Specifications - Serial Audio Interface” on page 9.

20 DS803F1

CS4353

4.10 Grounding and Power Supply Arrangements

As with any high-resolu tion converter, the CS4353 requir es careful attention to power supply and grounding

arrangements if its potential performance is to be realized. Figure 3 shows the recommended power ar-

rangements, with VCP, VA, and VL connected to clean supplies. It is strongly recommended that a single

ground plane be used, with the DGND, CPGND, and AGND pins all connected to this common plane.

Should it be nece ssary to split the ground planes, the DGND a nd CPGND pins should b e connecte d to the

digital ground plane and the AGND pin should be connected to the analog ground plane. In this configura-

tion, it is critical that the digital and analog groun d planes be tied together with a low-impedance connection,

ideally a strip of copper on the printed circuit board, at a single point near the CS4353 .

All signals, especially clocks, should be kept away from the VBIAS pin in order to a void unwa nted coupling

into the DAC.

4.10.1 Capacitor Placement

Decoupling capacitors should be placed as close to the device as possible, with the low-value ceramic

capacitor being the closest. To further minimize impedance, these capacitors should be located on the

same PCB layer as the device. If desired, all supply pins may be connected to the same supply, but a

decoupling capacitor should still be placed on each supply pin. See DC Electrical Characteristics for the

voltage present across pin pair s. This is useful for choosin g appropriate capacitor voltage ratings and ori-

entation if electrolytic capacitors are used.

The CDB4353 evaluation board demonstrates the optimum layout and power supply arrangements.

DS803F1 21

CS4353

5. DIGITAL FILTER RESPONSE PLOTS

0.4 0.5 0.6 0.7 0.8 0.9 1

−120

−100

−80

−60

−40

−20

Frequency(normalized to Fs)

Amplitude (dB)

0.4 0.42 0.44 0.46 0.48 0.5 0.52 0.54 0.56 0.58 0.6

−120

−100

−80

−60

−40

−20

Frequency(normalized to Fs)

Amplitude (dB)

Figure 10. Sing le-speed Stopband Rejection Figure 11. Single-speed Transition Band

0.45 0.46 0.47 0.48 0.49 0.5 0.51 0.52 0.53 0.54 0.55

−10

−9

−8

−7

−6

−5

−4

−3

−2

−1

Frequency(normalized to Fs)

Amplitude (dB)

0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5

−0.02

−0.015

−0.01

−0.005

0.005

0.01

0.015

0.02

Frequency(normalized to Fs)

Amplitude (dB)

Figure 12. Singl e-speed Transition Ba nd (detail) Figure 13. Single-speed Passband Ripple

0.4 0.5 0.6 0.7 0.8 0.9 1

120

100

Frequency(normalized to Fs)

Amplitude (dB)

0.4 0.42 0.44 0.46 0.48 0.5 0.52 0.54 0.56 0.58 0.6

120

100

Frequency(normalized to Fs)

Amplitude (dB)

Figure 14. Double-speed Stopband Rejection Figure 15. Doub le-speed Tran sition Band

22 DS803F1

CS4353

0.45 0.46 0.47 0.48 0.49 0.5 0.51 0.52 0.53 0.54 0.55

Frequency(normalized to Fs)

Amplitude (dB)

0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5

0.02

0.015

0.01

0.005

0.01

0.015

0.02

Frequency(normalized to Fs)

Amplitude (dB)

Figure 16. Double-speed Transition Band (detail) Figure 17. Double-speed Passban d Ripple

0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1

120

100

Frequency(normalized to Fs)

Amplitude (dB)

0.2 0.3 0.4 0.5 0.6 0.7 0.8

120

100

Frequency(normalized to Fs)

Amplitude (dB)

Figure 18. Quad-speed Stopband Rejection Figure 19. Quad-speed Transition Band

0.45 0.46 0.47 0.48 0.49 0.5 0.51 0.52 0.53 0.54 0.55

Frequency(normalized to Fs)

Amplitude (dB)

0 0.05 0.1 0.15 0.2 0.25

0.2

0.15

0.1

0.05

0.1

0.15

0.2

Frequency(normalized to Fs)

Amplitude (dB)

Figure 20. Quad-speed Transition Band (detail) Figure 21. Quad-speed Passband Ripple

DS803F1 23

CS4353

6. PARAMETER DEFINITIONS

Total Harmonic Distortion + Noise (THD+N)

The ratio of the RMS value of the signal to th e RMS sum of all other spectral compone nts over the specified

bandwidth (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels.

Dynamic Range

The ratio of the full-scale RMS value of the signal to the RMS sum of all other spectral components over the

specified bandwidth. Dynamic range is a signal-to-noise measurement over the sp e cifie d b an d width ma de

with a -60 dBFS signal. 60 dB is then added to the resulting measurement to refer the measurement to full

scale. This technique ensures that t he distortion components are below the noise leve l and do not affect the

measurement. This measurement technique ha s been accepted by the Aud io Engineering Society, AES17-

1991, and the Electronic Industries Association of Japan, EIAJ CP-307.

Interchannel Isolation

A measure of crosstalk between the left and right channels. Measured for each ch annel a t the conver ter's

output with all zeros to the input under test and a full-scale signal applied to the other channel. Units in de ci-

bels.

Interchannel Gain Mismatch

The gain difference between left and right channels. Units in decibels.

Gain Drift

The change in gain value with temperature. Units in ppm/°C.

24 DS803F1

CS4353

7. PACKAGE DIMENSIONS

Notes: 1. Dimensioning and tolerance per ASME Y 14.5M-1994.

2. Dimensioning lead width applies to the metallized terminal and is measured between 0.15 mm and

0.30 mm from the terminal tip.

INCHES MILLIMETERS NOTE

DIM MIN NOM MAX MIN NOM MAX

A - - 0.03937 - - 1.00 1

A1 0.00000 - 0.00197 0.00 - 0.05 1

b 0.00787 0.00984 0.01181 0.20 0.25 0.30 1, 2

e 0.01772 0.01969 0.02165 0.45 0.50 0.55 1

D 0.15748 BSC 4.00 BSC 1

D2 0.10433 0.10630 0.10827 2.65 2.70 2.75 1

E 0.15748 BSC 4.00 BSC 1

E2 0.10433 0.10630 0.10827 2.65 2.70 2.75 1

L 0.01181 0.01575 0.01969 0.30 0.40 0.50 1

Controlling Dimension is Millimeters

Parameter Symbol Min Typ Max Units

Junction to Ambient Thermal Impedance 2 Layer Board

4 Layer Board θJA

θJA

-68

28 -

-°C/Watt

°C/Watt

PIN #1

CORNER

1.00 REF

PIN #1 IDENTIFIER

LASER MARKING

TOP VIEW SIDE VIEW BOTTOM VIEW

24L QFN (4.00 mm BODY) PACKAGE DRAWING

DS803F1 25

CS4353

8. ORDERING INFORMATION

9. REVISION HISTORY

Release Changes

PP1

– Updated interchann el isolation specification in the DAC An alog Characteristics specification table.

– Updated minimum Quad-Speed Mode SCLK period in the Switching Specifications - Serial Audio Interface table.

– Updated power supply current and power dissipation specifications in the DC Electrical Characteristics table.

– Updated the FLYN+ to FLYN- DC voltage in the DC Electrical Characteristics table.

– Added “SDIN = 0” to the test conditions in the DC Electrical Characteristics table.

– Updated Section 4.9.1.1 on page 19.

– Updated output impedance specification in the DAC Analog Characteristics specification table.

PP2 – Removed Automotive Grade.

– Added Note 2 and reference to Note 4 in the Dynamic Performance section of the DAC Analog Characteristics

table.

– Changed “additional” to “external” in Note 6 and 8 on page 7.

– Updated full scale output specification in the DAC Analog Characteristics table.

– Updated Von2 and Voff specifications in the Internal Power-on Reset Threshold Voltages table .

– Added HPF data to Combined Interpolation & On-Chip Analog Filter Response table.

– Added Section 4.5 Internal High-Pass Filter.

Product Description Pack age Pb -Fre e Grade Temp Ran ge Container Order #

CS4353 3.3 V S tereo Audio DAC

with 2 VRMS Line Output 24-pin QFN YES Commercial -40° to +85° C Rail CS4353-CNZ

Tape & Reel CS4353-CNZR

CDB4353 CS4353 Evaluation Board - - - - CDB4353

26 DS803F1

CS4353

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find one nearest you, go to www.cirrus.com.

IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries (“Cirrus”) believe that the information contained in this document is accurate and reliable. However, the information is subject

to change without notice a nd is pr ovided “A S IS” wi thout war ranty of any ki nd (expres s or i mplied). Customers are advi sed to ob tain the latest version of relevant

information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sa le

supplied a t the time of order acknowled gment, including tho se pertaining to warra nty, indemnification, an d limitation of liability. No responsibility is assumed by Cirrus

for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third

parties. This docume nt is the prope rty of Cirrus and b y furnishing this in form ation, Cir rus grants no lice nse, ex press or impl ied unde r any paten ts, mask work rights,

copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein an d gives con-

sent for copies to be ma de of the i nfor mation only for use with in your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent

does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPL I CAT IONS USING SE MI CO NDUCT OR PRODUCT S MAY INVO LVE POT ENTI AL RI SKS OF DEATH, PERS ONAL IN JU RY , OR SEVE RE PROP-

ERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE

IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRIT-

ICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK AND CIR-

RUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AN D

FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOM-

ER’S CUSTOMER USES OR PERMIT S THE USE OF CI RRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY

INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AG ENTS FROM ANY AND ALL LIA BILI TY, I NCLUDING AT-

TORNEYS’ FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks

or service marks of their respective owners.