The LT®3150 drives a low cost external N-channel MOSFET as a source follower to produce a fast transient response, very low dropout voltage linear regulator. Selection of the N-channel MOSFET $R_{DS(on)}$ allows dropout voltages below 300mV for low $V_{IN}$ to low $V_{OUT}$ applications.

The LT3150 includes a fixed frequency boost regulator that generates gate drive for the N-channel MOSFET. The internally compensated current mode PWM architecture combined with the 1.4MHz switching frequency permits the use of tiny, low cost capacitors and inductors.

The LT3150’s transient load performance is optimized with ceramic output capacitors. A precision 1.21V reference accommodates low voltage supplies.

Protection includes a high side current limit amplifier that activates a fault timer circuit. A multifunction shutdown pin provides either current limit time-out with latchoff, overvoltage protection or thermal shutdown. Independent shutdown control of the boost converter provides on/off and sequencing control of the LDO output voltage.
### ABSOLUTE MAXIMUM RATINGS

(Note 1)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Condition</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IN1}$, $V_{SHDN1}$ Voltage</td>
<td></td>
<td>0.9</td>
<td>1.1</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$SW$ Voltage</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$FB1$ Voltage</td>
<td></td>
<td>3</td>
<td>4.5</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Current into $FB1$, $FB2$ Pin</td>
<td>±1mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IN2}$, $I_{POS}$, $I_{NEG}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$SHDN2$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating Ambient Temperature Range</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Junction Temperature (Note 2)</td>
<td>125°C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>−65°C to 150°C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lead Temperature (Soldering, 10 sec)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### ELECTRICAL CHARACTERISTICS

The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25°C$.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Condition</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IN1}$ Minimum Operating Voltage</td>
<td></td>
<td>0.9</td>
<td>1.1</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{IN1}$ Maximum Operating Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{FB1}$ Reference Voltage</td>
<td>$\bullet$</td>
<td>1.20</td>
<td>1.23</td>
<td>1.255</td>
<td>V</td>
</tr>
<tr>
<td>$FB1$ Input Bias Current</td>
<td>Current Flows into Pin</td>
<td>27</td>
<td>80</td>
<td>nA</td>
<td></td>
</tr>
<tr>
<td>$I_{Q1}$ $V_{IN1}$ Quiescent Current</td>
<td>$V_{SHDN1} = 1.5V$</td>
<td>3</td>
<td>4.5</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>$V_{IN1}$ Quiescent Current in Shutdown</td>
<td>$V_{SHDN1} = 0V$, $V_{IN1} = 2V$</td>
<td>0.01</td>
<td>0.5</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>$V_{IN1}$ Quiescent Current in Shutdown</td>
<td>$V_{SHDN1} = 0V$, $V_{IN1} = 5V$</td>
<td>0.01</td>
<td>1.0</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>$FB1$ Reference Line Regulation</td>
<td>$1.5V \leq V_{IN1} \leq 10V$</td>
<td>0.02</td>
<td>0.2</td>
<td>%/V</td>
<td></td>
</tr>
<tr>
<td>Switching Frequency</td>
<td>$\bullet$</td>
<td>1</td>
<td>1.4</td>
<td>1.9</td>
<td>MHz</td>
</tr>
<tr>
<td>Maximum Duty Cycle</td>
<td>$\bullet$</td>
<td>82</td>
<td>86</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>Switch Current Limit</td>
<td>$\bullet$</td>
<td>550</td>
<td>800</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Switch $V_{CESAT}$</td>
<td>$I_{SW} = 300mA$</td>
<td>300</td>
<td>350</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>Switch Leakage Current</td>
<td>$V_{SW} = 5V$</td>
<td>0.01</td>
<td>1</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>$SHDN1$ Input Voltage High</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$SHDN1$ Input Voltage Low</td>
<td></td>
<td>0.3</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$SHDN1$ Input Bias Current</td>
<td>$V_{SHDN1} = 3V$, Current Flows into Pin</td>
<td>25</td>
<td>50</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_{SHDN1} = 0V$, Current Flows into Pin</td>
<td>0.01</td>
<td>0.1</td>
<td>µA</td>
<td></td>
</tr>
</tbody>
</table>

### PACKAGE/ORDER INFORMATION

<table>
<thead>
<tr>
<th>ORDER PART NUMBER</th>
<th>GN PACKAGE</th>
<th>ORDER PART NUMBER</th>
</tr>
</thead>
<tbody>
<tr>
<td>LT3150CGN</td>
<td>16-LEAD PLASTIC SSOP</td>
<td>3150</td>
</tr>
</tbody>
</table>

Consult LTC Marketing for parts specified with wider operating temperature ranges.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{Q2}$</td>
<td>$V_{IN2}$ Quiescent Current</td>
<td>$\bullet$</td>
<td>5</td>
<td>12</td>
<td>19</td>
<td>mA</td>
</tr>
<tr>
<td>$V_{FB2}$</td>
<td>$FB2$ Reference Voltage</td>
<td>1.0V $\leq V_{FB2} \leq 20V$</td>
<td>1.203</td>
<td>1.210</td>
<td>1.217</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$FB2$ Line Regulation</td>
<td>1.0V $\leq V_{FB2} \leq 20V$</td>
<td>1.198</td>
<td>1.210</td>
<td>1.222</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$FB2$ Input Bias Current</td>
<td>$FB2 = V_{FB2}$, Current Flows out of Pin</td>
<td>−0.6</td>
<td>−4</td>
<td>µA</td>
<td></td>
</tr>
</tbody>
</table>
## ELECTRICAL CHARACTERISTICS

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. VIN1 = 1.5V, VSHDN1 = VIN1, VIN2 = 12V, GATE = 6V, IPOS = INEG = 5V, VSHDN2 = 0.75V unless otherwise noted.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>A_VOL</td>
<td>Large-Signal Voltage Gain</td>
<td>VGATE = 3V to 10V</td>
<td>●</td>
<td>69</td>
<td>84</td>
<td>dB</td>
</tr>
<tr>
<td>V_DL</td>
<td>GATE Output Swing Low (Note 4)</td>
<td>IGATE = 0mA</td>
<td>●</td>
<td>2.5</td>
<td>3</td>
<td>V</td>
</tr>
<tr>
<td>V_DH</td>
<td>GATE Output Swing High</td>
<td>IGATE = 0mA</td>
<td>●</td>
<td>V_IN2 - 1.6</td>
<td>V_IN2 - 1</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>IPOS + INEG Supply Current</td>
<td>3V ≤ IPOS ≤ 20V</td>
<td>●</td>
<td>0.3</td>
<td>0.625</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>Current Limit Threshold Voltage</td>
<td>3V ≤ IPOS ≤ 20V</td>
<td>●</td>
<td>42</td>
<td>50</td>
<td>58</td>
</tr>
<tr>
<td></td>
<td>Current Limit Threshold Voltage</td>
<td>3V ≤ IPOS ≤ 20V</td>
<td>●</td>
<td>37</td>
<td>50</td>
<td>63</td>
</tr>
<tr>
<td></td>
<td>Line Regulation</td>
<td>3V ≤ IPOS ≤ 20V</td>
<td>●</td>
<td>−0.20</td>
<td>−0.50</td>
<td>%/V</td>
</tr>
<tr>
<td>SHDN2</td>
<td>Sink Current</td>
<td>Current Flows Into Pin</td>
<td>●</td>
<td>2.5</td>
<td>5.0</td>
<td>8.0</td>
</tr>
<tr>
<td>SHDN2</td>
<td>Source Current</td>
<td>Current Flows Out of Pin</td>
<td>●</td>
<td>−8</td>
<td>−15</td>
<td>−23</td>
</tr>
<tr>
<td>SHDN2</td>
<td>Low Clamp Voltage</td>
<td></td>
<td>●</td>
<td>0.1</td>
<td>0.25</td>
<td>V</td>
</tr>
<tr>
<td>SHDN2</td>
<td>High Clamp Voltage</td>
<td></td>
<td>●</td>
<td>1.50</td>
<td>1.85</td>
<td>2.20</td>
</tr>
<tr>
<td>SHDN2</td>
<td>Threshold Voltage</td>
<td></td>
<td>●</td>
<td>1.18</td>
<td>1.21</td>
<td>1.240</td>
</tr>
<tr>
<td>SHDN2</td>
<td>Threshold Hysteresis</td>
<td></td>
<td>●</td>
<td>50</td>
<td>100</td>
<td>150</td>
</tr>
</tbody>
</table>

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

**Note 2:** TJ is calculated from the ambient temperature TA and power dissipation PD according to the following formula:

\[ TJ = TA + (PD \times 130^\circ C/W) \]

**Note 3:** Switch current limit is guaranteed by design and/or correlation to static test.

**Note 4:** The VGS(th) of the external MOSFET must be greater than 3V − VOUT.
**TYPICAL PERFORMANCE CHARACTERISTICS**

Boost Switching Regulator

Switch $V_{\text{CESAT}}$ vs Switch Current

Oscillator Frequency vs Temperature

SHDN1 Input Bias Current vs $V_{\text{SHDN1}}$

Switch Current Limit vs Duty Cycle

FB1 Reference Voltage vs Temperature

FB2 Reference Voltage vs Temperature

FB2 Input Bias Current vs Temperature

Linear Regulator Controller

$V_{\text{IN2}}$ Quiescent Current vs Temperature

FB2 Reference Voltage vs Temperature

FB2 Input Bias Current vs Temperature
PIN FUNCTIONS

SW (Pin 1): Boost Converter Switch Pin. Connect inductor/diode here. Minimize trace area at this pin to keep EMI down.

SWGND (Pin 2): Switch Ground. Tie directly to the local ground plane and the GNDs at Pins 6 and 15.

V\textsubscript{IN1} (Pin 3): Boost Converter Input Supply Pin. Must be locally bypassed.

SHDN2 (Pin 4): This is a multifunction shutdown pin that provides GATE drive latchoff capability. A 15μA current source, that turns on when current limit is activated, charges a capacitor placed in series with SHDN2 to GND and performs a current limit time-out function. The pin is also the input to a comparator referenced to V\textsubscript{REF} (1.21V). When the pin pulls above V\textsubscript{REF}, the comparator latches the gate drive to the external MOSFET off. The comparator typically has 100mV of hysteresis and the SHDN2 pin can be pulled low to reset the latchoff function. This pin provides overvoltage protection or thermal shutdown protection when driven from various resistor divider schemes.
PIN FUNCTIONS

VIN₂ (Pin 5): This is the input supply for the linear regulator control circuitry and provides sufficient gate drive compliance for the external N-channel MOSFET. The maximum operating VIN₂ is 20V and the minimum operating VIN₂ is set by V_OUT + (V GS of the MOSFET at max I OUT) + 1.6V (worst-case VIN₂ to GATE output swing).

GND (Pin 6): Analog Ground. This pin is also the negative sense terminal for the internal 1.21V reference. Connect the LDO regulator external feedback divider network and frequency compensation components that terminate to GND directly to this pin for best regulation and performance.

NC (Pins 7, 10): No Connect.

FB₂ (Pin 8): This is the inverting input of the error amplifier for the linear regulator. The noninverting input is tied to the internal 1.21V reference. Input bias current for this pin is typically 0.6μA flowing out of the pin. Tie this pin to a resistor divider network to set output voltage. Tie the top of the external resistor divider directly to the output load for best regulation performance.

COMP (Pin 9): This is the high impedance gain node of the error amplifier and is used for external frequency compensation. The transconductance of the error amplifier is 15 millimhos and open-loop voltage gain is typically 84dB. Frequency compensation is generally performed with a series RC + C network to ground.

GATE (Pin 11): This is the output of the error amplifier that drives N-channel MOSFETs with up to 5000pF of “effective” gate capacitance. The typical open-loop output impedance is 2Ω. When using low input capacitance MOSFETs (<1500pF), a small gate resistor of 2Ω to 10Ω dampens high frequency ringing created by an LC resonance due to the MOSFET gate’s lead inductance and input capacitance. The GATE pin delivers up to 50mA for a few hundred nanoseconds when slewing the gate of the N-channel MOSFET in response to output load current transients.

INEG (Pin 12): This is the negative sense terminal of the current limit amplifier. A small sense resistor is connected in series with the drain of the external MOSFET and is connected between the IPOS and INEG pins. A 50mV threshold voltage in conjunction with the sense resistor value sets the current limit level. The current sense resistor can be a low value shunt or can be made from a piece of PC board trace. If the current limit amplifier is not used, tie the INEG pin to IPOS to defeat current limit. An alternative is to ground the INEG pin. This action disables the current limit amplifier and additional internal circuitry activates the timer circuit on the SHDN2 pin if the GATE pin swings to the VIN rail. This option provides the user with a No RSENSE current limit function.

IPOS (Pin 13): This is the positive sense terminal of the current limit amplifier. Tie this pin directly to the main input voltage from which the output voltage is regulated.

SHDN₁ (Pin 14): Boost Regulator Shutdown Pin. Tie to 1V or more to enable device. Ground to shut down. This pin must not float for proper operation. Connect SHDN₁ externally as it does not incorporate an internal pull-up or pull-down.

GND (Pin 15): Boost Converter Analog Ground. This pin is also the negative sense terminal for the FB₁ 1.23V reference. Connect the external feedback divider network, which sets the VIN₂ supply voltage and terminates to GND, directly to this pin for best regulation and performance. Also, tie this pin directly to SWGND (Pin 2) and GND (Pin 6).

FB₁ (Pin 16): Boost Regulator Feedback Pin. Reference voltage is 1.23V. Connect resistive divider tap here. Minimize trace area at FB₁. Set V_OUT = VIN₂ according to V_OUT = 1.23V(1 + R1/R2).

No RSENSE is a trademark of Linear Technology Corporation.
APPLICATIONS INFORMATION

Introduction
With each new generation of computing systems, total power increases while system voltages fall. CPU core, logic and termination supplies below 1.8V are now common. Power supplies must not only regulate low output voltages, but must also operate from low input voltages. A low voltage, very low dropout linear regulator is an attractive conversion option for applications with output current in the range of several amperes. Component count and cost are low in comparison with switching regulator solutions and with low input-to-output differential voltages, efficiencies are comparable.

In addition to low input-to-output voltage conversion, these systems require stringent output voltage regulation. The output voltage specification includes input voltage change, output load current change, temperature change and output load current transient response. Total tolerances as low as ±2% are now required. For a 1.5V output voltage, this amounts to a mere ±30mV. Transient load current response is the most critical component as output current can cycle from zero to amps in tens of nanoseconds. These requirements mandate the need for a very accurate, very high speed regulator.

Historically employed solutions include monolithic 3-terminal linear regulators, PNP transistors driven by low cost control circuits and simple buck converter switching regulators. The 3-terminal regulator provides high integration, the PNP driven regulator provides low dropout performance and the switching regulator provides high electrical efficiency.

However, these solutions manifest a common trait of transient response measured in many microseconds. This fact translates to a regulator output decoupling capacitor scheme requiring several hundred microfarads of very low ESR bulk capacitance using multiple capacitors in parallel. This required bulk capacitance is in addition to the ceramic decoupling capacitor network that handles the transient load response during the first few hundred nanoseconds as well as providing high frequency noise immunity. The combined cost of all capacitors is a significant percentage of the total power supply cost.

The LT3150 controller IC is a unique, easy-to-use device that drives an external N-channel MOSFET as a source follower and realizes an extremely low dropout, ultrafast transient response regulator. The circuit achieves superior regulator bandwidth and transient load performance by eliminating expensive special polymer, tantalum or bulk electrolytic capacitors in the most demanding applications. Performance is optimized around the latest generation of low cost, low ESR, readily available ceramic capacitors. Users benefit directly by saving significant cost as all bulk capacitance is removed. Additional savings include insertion cost, purchasing/inventory cost and board space.

The precision-trimmed adjustable voltage LT3150 accommodates most power supply voltages. Proper selection of the N-channel MOSFET R_DSON allows user-settable dropout voltage performance. Transient load step performance is optimized for ceramic output capacitor networks allowing the regulator to respond to transient load changes in a few hundred nanoseconds. The output capacitor network typically consists of multiple 1μF to 10μF ceramic capacitors in parallel depending on the power supply requirements. The LT3150 also incorporates current limiting, on/off control for power supply sequencing and overvoltage protection or thermal shutdown with simple external components.

The LT3150 combines the benefits of low input voltage operation, very low dropout voltage performance, precision regulation and fast transient response. With low input/output differential voltage applications becoming the norm, an LT3150-based solution is a practical alternative to switching regulators providing comparable efficiency performance at an appreciable cost savings.
Block Diagram Operation

Gate drive for the external N-channel MOSFET in the linear regulator loop is provided by a current mode, internally compensated, fixed frequency step-up switching regulator. Referring to the Block Diagram, Q1 and Q2 form a bandgap reference core whose loop is closed around the output of the regulator. The voltage drop across R5 and R6 is low enough such that Q1 and Q2 do not saturate, even when VIN1 is 1V. When there is no load, FB1 rises slightly above 1.23V, causing VC (the error amplifier’s output) to decrease. Comparator A2’s output stays high, keeping switch Q3 in the off state. As increased output loading causes the FB1 voltage to decrease, A1’s output increases. Switch current is regulated directly on a cycle-by-cycle basis by the VC node. The flip flop is set at the beginning of each switch cycle, turning on the switch. When the summation of a signal representing switch current and a ramp generator (introduced to avoid subharmonic oscillations at duty factors greater than 50%) exceeds the VC signal, comparator A2 changes state, resetting the flip flop and turning off the switch. More power is delivered to the output as switch current is increased. The output voltage, attenuated by external resistor divider R1 and R2, appears at the FB1 pin, closing the overall loop. Frequency compensation is provided internally by RC and CC. Transient response can be optimized by the addition of a phase lead capacitor CPL in parallel with R1 in applications where large value or low ESR output capacitors are used.

As the load current is decreased, the switch turns on for a shorter period each cycle. If the load current is further decreased, the converter will skip cycles to maintain output voltage regulation.

The linear regulator controller section of the LT3150 Block Diagram consists of a simple feedback control loop and multiple protection functions. Examining the Block Diagram for the LT3150, a start-up circuit provides controlled start-up, including the precision-trimmed bandgap reference, and establishes all internal current and voltage biasing.

Reference voltage accuracy at the FB2 pin is specified as ±0.6% at room temperature and as ±1% over the full operating temperature range. This places the LT3150 among a select group of regulators with a very tightly specified reference voltage tolerance. The 1.21V reference is tied to the noninverting input of the main error amplifier in the feedback control loop.

The error amplifier consists of a single high gain gm stage with a transconductance equal to 15 millimhos. The inverting terminal is brought out as the FB2 pin. The gm stage provides differential-to-single ended conversion at the COMP pin. The output impedance of the gm stage is about 1MΩ and thus, 84dB of typical DC error amplifier open-loop gain is realized along with a typical 75MHz uncompensated unity-gain crossover frequency. Note that the overall feedback loop’s DC gain decreases from the gain provided by the error amplifier by the attenuation factor in the resistor divider network which sets the DC output voltage. External access to the high impedance gain node of the error amplifier permits typical loop compensation to be accomplished with a series RC + C network to ground.

A high speed, high current output stage buffers the COMP node and drives up to 5000pF of “effective” MOSFET gate capacitance with almost no change in load transient performance. The output stage delivers up to 50mA peak when slewing the MOSFET gate in response to load current transients. The typical output impedance of the GATE pin is typically 2Ω. This pushes the pole due to the error amplifier output impedance and the MOSFET input capacitance well beyond the loop crossover frequency. If the capacitance of the MOSFET used is less than 1500pF, it may be necessary to add a small value series gate resistor of 2Ω to 10Ω. This gate resistor helps damp the LC resonance created by the MOSFET gate’s lead inductance and input capacitance. In addition, the pole formed by this resistance and the MOSFET input capacitance can be fine tuned.

Because the MOSFET pass transistor is connected as a source follower, the power path gain is much more predictable than designs that employ a discrete PNP transistor as the pass device. This is due to the significant production variations encountered with PNP Beta. MOSFETs are also very high speed devices which enhance the ability to produce a stable wide bandwidth control loop. An additional advantage of the follower topology is inherently good line rejection. Input supply disturbances...
do not propagate through to the output. The feedback loop for a regulator circuit is completed by providing an error signal to the FB2 pin. A resistor divider network senses the output voltage and sets the regulated DC bias point. In general, the LT3150 regulator feedback loop permits a loop crossover frequency on the order of 1MHz while maintaining good phase and gain margins. This unity-gain frequency is a factor of 20 to 30 times the bandwidth of currently implemented regulator solutions for microprocessor power supplies. This significant performance benefit is what permits the elimination of all bulk output capacitance.

Several other unique features are included in the design that increase its functionality and robustness. These functions comprise the remainder of the Block Diagram.

A high side sense, current limit amplifier provides active current limiting for the regulator. The current limit amplifier uses an external low value shunt resistor connected in series with the external MOSFET’s drain. This resistor can be a discrete shunt resistor or can be manufactured from a Kelvin-sensed section of “free” PC board trace. All load current flows through the MOSFET drain and thus, through the sense resistor. The advantage of using high side current sensing in this topology is that the MOSFET’s gain and the main feedback loop’s gain remain unaffected. The sense resistor develops a voltage equal to IOUT(\text{R}_{\text{SENSE}}). The current limit amplifier’s 50mV threshold voltage is a good compromise between power dissipation in the sense resistor, dropout voltage impact and noise immunity. Current limit activates when the sense resistor voltage equals the 50mV threshold.

Two events occur when current limit activates: the first is that the current limit amplifier drives Q5 in the Block Diagram and clamps the positive swing of the COMP node in the main error amplifier to a voltage that provides an output load current of 50mV/R\text{SENSE}. This action continues as long as the output current overload persists. The second event is that a timer circuit activates at the SHDN2 pin. This pin is normally held low by a 5µA active pull-down that limits to \text{\approx} 100mV above ground. When current limit activates, the 5µA pull-down turns off and a 15µA pull-up current source turns on. Placing a capacitor in series with the SHDN2 pin to ground generates a programmable time ramp voltage.

The SHDN2 pin is also the positive input of COMP1. The negative input is tied to the internal 1.21V reference. When the SHDN2 pin ramps above \text{V}_{\text{REF}}, the comparator drives Q7 and Q8. This action pulls the COMP and GATE pins low and latches the external MOSFET drive off. This condition reduces the MOSFET power dissipation to zero. The time period until the latched-off condition occurs is typically equal to \text{C}_{\text{SHDN2}}(1.11V)/15µA. For example, a 1µF capacitor on the SHDN2 pin yields a 74ms ramp time. In short, this unique circuit block performs a current limit time-out function that latches off the regulator drive after a pre-defined time period. The time-out period selected is a function of system requirements including start-up and safe operating area. The SHDN2 pin is internally clamped to typically 1.85V by Q9 and R10. The comparator tied to the SHDN2 pin has 100mV of typical hysteresis to provide noise immunity. The hysteresis is especially useful when using the SHDN2 pin for thermal shutdown.

Restoring normal operation after the load current fault is cleared is accomplished in two ways. One option is to recycle the \text{V}_{\text{IN2}} LT3150 supply voltage as long as an external bleed path for the SHDN2 pin capacitor is provided. The second option is to provide an active reset circuit that pulls the SHDN2 pin below \text{V}_{\text{REF}}. Pulling the SHDN2 pin below \text{V}_{\text{REF}} turns off the 15µA pull-up current source and reactivates the 5µA pull-down. If the SHDN2 pin is held below \text{V}_{\text{REF}} during a fault condition, the regulator continues to operate in current limit into a short. This action requires being able to sink 15µA from the SHDN2 pin at less than 1V. The 5µA pull-down current source and the 15µA pull-up current source are designed low enough in value so that an external resistor divider network can drive the SHDN2 pin to provide overvoltage protection or to provide thermal shutdown with the use of a thermistor in the divider network. Diode-ORing these functions together is simple to accomplish and provides multiple functionality for one pin.

If the current limit amplifier is not used, two choices present themselves. The simplest choice is to tie the \text{\text{INEG}} pin directly to the \text{IPOS} pin. This action defeats current limit
and provides the simplest, no frills circuit. Applications in which the current limit amplifier is not used are where extremely low dropout voltages must be achieved and the 50mV threshold voltage cannot be tolerated.

However, a second available choice permits a user to provide short-circuit protection with no external sensing. This technique is activated by grounding the INEG pin. This action disables the current limit amplifier because Schottky diode D1 clamps the amplifier’s output and prevents Q5 from pulling down the COMP node. In addition, Schottky diode D2 turns off pull-down transistor Q4. Q4 is normally on and holds internal comparator COMP3’s output low. This comparator circuit, now enabled, monitors the GATE pin and detects saturation at the positive rail. When a saturated condition is detected, COMP3 activates the shutdown timer. Once the time-out period occurs, the output is shut down and latched off. The operation of resetting the latch remains the same. Note that this technique does not limit the FET current during the time-out period. The output current is only limited by the input power supply and the input/output impedance. Setting the timer to a short period in this mode of operation keeps the external MOSFET within its SOA (safe operating area) boundary and keeps the MOSFET’s temperature rise under control.

Unique circuit design incorporated into the LT3150 alleviates all concerns about power supply sequencing. The issue of power supply sequencing is an important topic as the typical LT3150 application has two separate power supply inputs, \( V_{IN1} \) and \( V_{IN2} \). If the \( V_{IN2} \) supply voltage is slow in ramping up or is held off by SHDN1, insufficient MOSFET gate drive exists and therefore, the output voltage does not come up. If \( V_{IN2} \) is present, but the \( V_{IN1} \) supply voltage tied to the IPOS pin is slow in ramping, then the feedback loop wants to drive the GATE pin to the positive \( V_{IN2} \) rail. This results in a large current as the \( V_{IN1} \) supply ramps up. However, undervoltage lockout circuit COMP2, which monitors the IPOS supply voltage, holds Q6 on and pulls the COMP pin low until the IPOS voltage increases to greater than the internal 1.21 reference voltage. The undervoltage lockout circuit then smoothly releases the COMP pin and allows the output voltage to come up in dropout from the input supply voltage. An additional benefit derived from the speed of the LT3150 feedback loop is that turn-on overshoot is virtually non-existent in a properly compensated system.

Unique circuit design incorporated into the LT3150 alleviates all concerns about power supply sequencing. The issue of power supply sequencing is an important topic as the typical LT3150 application has two separate power supply inputs, \( V_{IN1} \) and \( V_{IN2} \). If the \( V_{IN2} \) supply voltage is slow in ramping up or is held off by SHDN1, insufficient MOSFET gate drive exists and therefore, the output voltage does not come up. If \( V_{IN2} \) is present, but the \( V_{IN1} \) supply voltage tied to the IPOS pin is slow in ramping, then the feedback loop wants to drive the GATE pin to the positive \( V_{IN2} \) rail. This results in a large current as the \( V_{IN1} \) supply ramps up. However, undervoltage lockout circuit COMP2, which monitors the IPOS supply voltage, holds Q6 on and pulls the COMP pin low until the IPOS voltage increases to greater than the internal 1.21 reference voltage. The undervoltage lockout circuit then smoothly releases the COMP pin and allows the output voltage to come up in dropout from the input supply voltage. An additional benefit derived from the speed of the LT3150 feedback loop is that turn-on overshoot is virtually non-existent in a properly compensated system.
Setting the Linear Regulator Output Voltage

\[ V_{OUT} = 1.21V(1 + R2/R1) \]

Using No \( \text{RSENSE} \) Current Limit

\[ \text{I}_{\text{POS}} = \frac{50 \text{mV}}{R_4} \left( \frac{R_6}{R_5 + R_6} \right) \]

Current Limit with Foldback Limiting Example

\[ \text{I}_{\text{OUT}} = \frac{50 \text{mV}}{R_4} \left( \frac{R_6}{R_5 + R_6} \right) \left( \frac{V_{IN} - V_{OUT} - 2V_F}{R_4} \right) \left( \frac{R_5 + R_6}{R_5 + R_6} \right) \]

Setting Current Limit

\[ \text{I}_{\text{POS}} < R_{\text{SENSE}} \]

\[ \text{I}_{\text{NEG}} > R_{\text{SENSE}} \]

\[ \text{GATE} \]

\[ \text{V_{OUT}} \]

*\( I_{\text{LIM}} = 50 \text{mV}/R_{\text{SENSE}} \)

\( R_{\text{SENSE}} = \text{DISCRETE SHUNT RESISTOR OR} \)

\( R_{\text{SENSE}} = \text{KELVIN-SENSED PC BOARD TRACE} \)

Activating Current Limit Also Activates The SHDN2 Pin Timer

\[ \text{V}_{\text{OUT}} \]

\[ \text{Q1} \]

\[ \text{INEG} \]

\[ \text{GATE} \]

\[ \text{IPOS} \]

\[ \text{VIN1} \]

\[ \text{R1} \]

\[ \text{100k} \]

\[ \text{C1} \]

\[ \text{3150 TA07} \]

\[ \text{*C1 = 15µA(t)/1.11V} \]

\[ t = \text{SHUTDOWN LATCH-OFF TIME} \]

\[ \text{RESET 0V TO 5V} \]

\[ \text{R1} \]

\[ \text{100k} \]

\[ \text{C1} \]

\[ \text{3150 TA07} \]

\[ \text{*C2 = 15µA(t)/1.11V} \]

\[ t = \text{SHUTDOWN LATCH-OFF TIME} \]

\[ \text{RESET 0V TO 5V} \]

\[ \text{R2} \]

\[ \text{100k} \]

\[ \text{C2} \]

\[ \text{3150 TA09} \]

\[ \text{VOUT(Lth)} = 1.11(R6/R5) - 15 \text{mA}(R6) \]

\[ \text{VOUT(Uth)} = 1.21(R6/R5) + 5 \text{mA}(R6) \]

\[ \text{VOUT(Rth)} = 1.11(R6/R5) - 15 \text{µA}(R6) \]

Overvoltage Protection

\[ \text{V}_{\text{OUT}} \]

\[ \text{R6} \]

\[ \text{SHDN2} \]

\[ \text{3150 TA03} \]

\[ \text{VOUT(Uth)} = 1.21(R6/R5) + 5 \text{µA}(R6) \]

\[ \text{VOUT(Lth)} = 1.11(R6/R5) - 15 \text{µA}(R6) \]

Basic Thermal Shutdown

\[ \text{V}_{\text{IN1}} \]

\[ \text{RT1} \]

\[ \text{10k} \]

\[ \text{NTC} \]

\[ \text{SHDN2} \]

\[ \text{3150 TA03} \]

\[ \text{RT1 = DALE NTHS-1206N02} \]

\[ \text{THERMALLY MOUNT RT1 IN CLOSE PROXIMITY TO THE EXTERNAL N-CHANNEL MOSFET} \]

\[ \text{*CHOOSE R4 BASED ON V_{IN1} AND REQUIRED THERMAL SHUTDOWN TEMPERATURE} \]
TYPICAL APPLICATIONS

1.5V to 1.2V, 4A Very Low Dropout Linear Regulator

2.5V to 1.8V, 1.7A Low Dropout Linear Regulator

CIN: PANASONIC SP SERIES EEFU0E221R 20%
C1: AVX TAJA475M020R 20V 20%
L1: MURATA LQH32CN100K11 OR SUMIDA CDRH3D16100

Q1: Si4410
PACKAGE DESCRIPTION

GN Package
16-Lead Plastic SSOP (Narrow .150 Inch)
(Reference LTC DWG # 05-08-1641)

* DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

---

GN16 (SSOP) 1098

* DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE
# TYPICAL APPLICATION

1.8V to 1.5V, 4A Very Low Dropout Linear Regulator with No $R_{\text{SENSE}}$ Current Limiting and Shutdown

![Circuit Diagram](image)

## RELATED PARTS

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>DESCRIPTION</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>LT1573</td>
<td>UltraFast Transient Response Low Dropout Regulator PNP Driver, Up to 5A</td>
<td>$V_{\text{IN}} = 2.8V$ to 10V, $V_{\text{OUT}} = 1.265V$, $I_{\text{OUT}} = 0.35V$, $I_{\text{Q}} = 1.7mA$, $I_{\text{SD}} = 200\mu A$ Requires External PNP Transistor, S8 Package</td>
</tr>
<tr>
<td>LT1575/LT1577</td>
<td>UltraFast Transient Response Low Dropout Regulator MOSFET Driver, Up to 10A</td>
<td>$V_{\text{IN}} = 1.5V$ to 22V, $V_{\text{OUT}} = 1.21V$, $I_{\text{OUT}} = 0.15V$, $I_{\text{Q}} = 12mA$, $I_{\text{SD}} = 5\mu A$ LT1577 is Dual Version, N8, S8 Packages</td>
</tr>
<tr>
<td>LT1761</td>
<td>100mA, Low Noise Micropower, LDO</td>
<td>$V_{\text{IN}} = 1.8V$ to 20V, $V_{\text{OUT}} = 1.22V$, $I_{\text{OUT}} = 0.30V$, $I_{\text{Q}} = 20\mu A$, $I_{\text{SD}} = &lt;1\mu A$ Low Noise $&lt;20\mu V_{\text{RMS}}$ P-P, Stable with $1\mu F$ Ceramic Capacitors, ThinSOT Package</td>
</tr>
<tr>
<td>LT1762</td>
<td>150mA, Low Noise Micropower, LDO</td>
<td>$V_{\text{IN}} = 1.8V$ to 20V, $V_{\text{OUT}} = 1.22V$, $I_{\text{OUT}} = 0.30V$, $I_{\text{Q}} = 25\mu A$, $I_{\text{SD}} = &lt;1\mu A$ Low Noise $&lt;20\mu V_{\text{RMS}}$ P-P, MS8 Package</td>
</tr>
<tr>
<td>LT1763</td>
<td>500mA, Low Noise Micropower, LDO</td>
<td>$V_{\text{IN}} = 1.8V$ to 20V, $V_{\text{OUT}} = 1.22V$, $I_{\text{OUT}} = 0.30V$, $I_{\text{Q}} = 30\mu A$, $I_{\text{SD}} = &lt;1\mu A$ Low Noise $&lt;20\mu V_{\text{RMS}}$ P-P, S8 Package</td>
</tr>
<tr>
<td>LT1764/LT1764A</td>
<td>3A, Low Noise, Fast Transient Response, LDO</td>
<td>$V_{\text{IN}} = 2.7V$ to 20V, $V_{\text{OUT}} = 1.21V$, $I_{\text{OUT}} = 0.34V$, $I_{\text{Q}} = 1mA$, $I_{\text{SD}} = &lt;1\mu A$ Low Noise $&lt;40\mu V_{\text{RMS}}$ P-P, “A” Version Stable with Ceramic Capacitors, DD, TO220-5 Packages</td>
</tr>
<tr>
<td>LT1962</td>
<td>300mA, Low Noise Micropower, LDO</td>
<td>$V_{\text{IN}} = 1.8V$ to 20V, $V_{\text{OUT}} = 1.22V$, $I_{\text{OUT}} = 0.27V$, $I_{\text{Q}} = 30\mu A$, $I_{\text{SD}} = &lt;1\mu A$ Low Noise $&lt;20\mu V_{\text{RMS}}$ P-P, MS8 Package</td>
</tr>
<tr>
<td>LT1963/LT1963A</td>
<td>1.5A, Low Noise, Fast Transient Response, LDO</td>
<td>$V_{\text{IN}} = 2.1V$ to 20V, $V_{\text{OUT}} = 1.21V$, $I_{\text{OUT}} = 0.34V$, $I_{\text{Q}} = 1mA$, $I_{\text{SD}} = &lt;1\mu A$ Low Noise $&lt;40\mu V_{\text{RMS}}$ P-P, “A” Version Stable with Ceramic Capacitors DD, TO220-5, SOT-223, S8 Packages</td>
</tr>
<tr>
<td>LTC3411</td>
<td>1.25A($I_{\text{OUT}}$), 4MHz, Synchronous Step-Down DC/DC Converter</td>
<td>95% Efficiency, $V_{\text{IN}} = 2.5V$ to 5.5V, $I_{\text{OUT}} = 1.25A$, $I_{\text{Q}} = 0.8V$, $I_{\text{SD}} = &lt;1\mu A$, TSSOP16E Package</td>
</tr>
<tr>
<td>LTC3412</td>
<td>2.5A($I_{\text{OUT}}$), 4MHz, Synchronous Step-Down DC/DC Converter</td>
<td>95% Efficiency, $V_{\text{IN}} = 2.5V$ to 5.5V, $I_{\text{OUT}} = 2.5A$, $I_{\text{Q}} = 0.8V$, $I_{\text{SD}} = &lt;1\mu A$, TSSOP16E Package</td>
</tr>
</tbody>
</table>